

MULTILEVEL-CIRCUIT DESIGN USING LOGIC TREES

by 632

HARRY LEE PUETT

B. S., Kansas State University, 1969

A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1970

Approved by:


Major Professor

LD
2668
R4
1970
P85
C.2

TABLE OF CONTENTS

| | Page |
|--|------|
| LIST OF TABLES | iii |
| LIST OF FIGURES | iv |
| INTRODUCTION | 1 |
| APPLICATIONS OF LOGIC TREES | 8 |
| Standard Adaptive Array | 8 |
| Standard Logic Circuit | 9 |
| Minimization of Boolean Functions | 9 |
| TREE MINIMIZATION PROGRAM | 11 |
| COMPARISON OF MINIMIZATION METHODS | 17 |
| SUMMARY | 22 |
| ACKNOWLEDGMENTS | 24 |
| REFERENCES | 25 |
| APPENDICES | 26 |

LIST OF TABLES

| Table | Page |
|--|------|
| 1. The Canonical Sum-of-Products Expressions for Each F_n | 3 |
| 2. Minimal Switching Functions Produced by the Logic Tree Minimization Procedure and by the Quine Minimization Procedure | 20 |

LIST OF FIGURES

| Figure | Page |
|---|------|
| 1. The Implementation of Equation (1) | 4 |
| 2. The Logic Tree for Four Variables | 6 |
| 3. Conversion of AND-OR Tree to NAND Element Tree . . | 7 |
| 4. The Logic Tree Minimization of Function F in Equation (6) | 12 |
| 5. The Multilevel Solution of Function F | 13 |
| 6. An Example of the Process in LOOP2 | 16 |

INTRODUCTION

A number of different logic design aids have been devised and have been used in the past few years. The constant need for better and more economical logic circuits causes a never ending search for better design methods. This paper reports on the work of Green and Foulk (2) which deals with the uses of logic trees in multilevel-circuit design. These logic trees employ only 2-input 'AND' and 'OR' logic gates and are capable of mechanizing any desired Boolean function. The logic tree provides a standard adaptive-logic array for Boolean functions. Computer aided design procedures use the logic tree as a standard circuit, and multilevel representations of Boolean functions are derived using the logic tree (2). An original computer program which minimizes Boolean functions using the logic tree procedure is included in this report.

THE DERIVATION OF LOGIC TREES

This section presents a general derivation of the basic equations of the logic tree and the implementation of the basic equations using logic gates.

Let F_n represent a general Boolean function. F_n has n independent variables X_i , where $i = 1, 2, 3, \dots, n$. F_n can be expressed in canonical form as a sum of products. Since F_n can be represented in this way, the general structure of F_n can be expressed as shown in Table 1. The X_i' means 'not X_i ', '+' is the OR function, and '.' is the AND function. The K_i terms in Table 1 are either zero or one. For an example, consider the

term $X_2 \cdot X_1$ in line (c) of Table 1. If the term $X_2 \cdot X_1$ is not a term in the canonical sum-of-products, the value of K_3 is zero. Thus the K_i terms are coefficients in the minterm expansion of the Boolean function being represented by F_n . If the proper choice of the values of the K_i variables is made, F_n can represent any Boolean function which contains n of the X_i variables (2).

The key to the logic tree is shown in equation (1). F_j^* is the same general function as F_j , but F_j^* and F_j have a different set of K_i coefficients.

$$F_n = X_n' \cdot F_{n-1} + X_n \cdot F_{n-1}^* \quad (1)$$

The proof of equation (1) follows. Let line (b) in Table 1 be F_{n-1} . Then

$$F_{n-1} = F_1 = X_1' \cdot K_0 + X_1 \cdot K_1 \quad (2)$$

and

$$F_{n-1}^* = F_1^* = X_1' \cdot K_2 + X_1 \cdot K_3 \quad (3)$$

Therefore

$$F_2 = X_2' \cdot (X_1' \cdot K_0 + X_1 \cdot K_1) + X_2 \cdot (X_1' \cdot K_2 + X_1 \cdot K_3) \quad (4)$$

If equation (4) is expanded,

$$\begin{aligned} F_2 = X_2' \cdot X_1' \cdot K_0 + X_2' \cdot X_1 \cdot K_1 + X_2 \cdot X_1' \cdot K_2 \\ + X_2 \cdot X_1 \cdot K_3 \end{aligned} \quad (5)$$

which agrees with line (c) in Table 1. Thus equation (1) is true. Figure 1 shows the implementation of equation (1) using

Table 1

The Canonical Sum-of-Products Expressions for Each F_n

| F_n | Line |
|--|------|
| $F_0 = K_0$ | (a) |
| $F_1 = X_1' \cdot K_0 + X_1 \cdot K_1$ | (b) |
| $F_2 = X_2' \cdot X_1' \cdot K_0 + X_2' \cdot X_1 \cdot K_1 + X_2 \cdot X_1' \cdot K_2$ $+ X_2 \cdot X_1 \cdot K_3$ | (c) |




Fig. 1. The implementation of equation (1).
(Ref. 2.)