

The Seebeck enhancement of thermoelectric devices in CMOS technology
through quantum well confinement

by

Samuel Warren Oxandale

B.S., Kansas State University, 2014

AN ABSTRACT OF A DISSERTATION

submitted in partial fulfillment of the
requirements for the degree

DOCTOR OF PHILOSOPHY

Mike Wieggers Department of Electrical and Computer Engineering
Carl R. Ice College of Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas

2023

Abstract

Thermoelectric devices convert between thermal and electrical energy. The performance of these devices is measured by the thermoelectric figure of merit $ZT = (S^2\sigma/\kappa)T$ where S is the Seebeck coefficient, σ is the electrical conductivity, κ is the thermal conductivity, and T is the temperature. Improving the thermoelectric figure of merit has proven a significant research challenge due to the interdependence of the properties involved. The Seebeck coefficient and electrical conductivity are both tied to the curvature of electron bands, and increasing one almost always results in a decrease in the other. While thermal conductivity can be decreased through phonon scattering, scattering mechanisms also scatter electrons, decreasing the electrical conductivity, counteracting any gains. Aside from material engineering, pushing beyond the current limits on the thermoelectric figure of merit will depend on our ability to decouple the Seebeck coefficient, electrical conductivity, and thermal conductivity.

This dissertation details such a path, where we enhance thermoelectric materials using quantum confinement to decouple the three properties. While quantum confinement has historically been achieved through physically small devices, such as two-dimensional superlattices, nanowires, and quantum dots, here we achieve it through electrical isolation using two-dimensional electron and hole gases in metal-oxide-semiconductor field effect transistors (MOSFETs). Under strong inversion, the two-dimensional gases form in the channel of the MOSFETs, separating the electrical path from the thermal path. Furthermore, the channel depth is constrained to quantum sizes, enabling the non-zero saturation of the Seebeck coefficient as electrical conductivity is increased. The result is a non-classical, linearly increasing power factor $S^2\sigma$ that is decoupled from thermal conductivity.

This work compares the MOSFET thermoelectric devices to similar silicon devices doped to the same concentration as the MOSFET channel in order to isolate the quantum

confinement effects in the two-dimensional gases formed in the MOSFET channel under strong inversion. The electrical conductivity, thermal conductivity, and Seebeck coefficient of the devices were measured and compared. In the p-type MOSFETS, we observe a 12-factor increase in performance over bulk silicon devices. The n-type MOSFETS showed a similar 8-factor increase in performance. This work is the first demonstration of the quantum enhancement of the Seebeck coefficient and power factor using an electrically defined quantum channel, laying the foundation for microelectronic-based, chip-scale thermoelectric cooling and energy-scavenging applications.

The Seebeck enhancement of thermoelectric devices in CMOS technology
through quantum well confinement

by

Samuel Warren Oxandale

B.S., Kansas State University, 2014

A DISSERTATION

submitted in partial fulfillment of the
requirements for the degree

DOCTOR OF PHILOSOPHY

Mike Wieggers Department of Electrical and Computer Engineering
Carl R. Ice College of Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas

2023

Approved by:

Major Professor
Dr. Suprem R. Das

Copyright

© Samuel Warren Oxandale 2023.

Abstract

Thermoelectric devices convert between thermal and electrical energy. The performance of these devices is measured by the thermoelectric figure of merit $ZT = (S^2\sigma/\kappa)T$ where S is the Seebeck coefficient, σ is the electrical conductivity, κ is the thermal conductivity, and T is the temperature. Improving the thermoelectric figure of merit has proven a significant research challenge due to the interdependence of the properties involved. The Seebeck coefficient and electrical conductivity are both tied to the curvature of electron bands, and increasing one almost always results in a decrease in the other. While thermal conductivity can be decreased through phonon scattering, scattering mechanisms also scatter electrons, decreasing the electrical conductivity, counteracting any gains. Aside from material engineering, pushing beyond the current limits on the thermoelectric figure of merit will depend on our ability to decouple the Seebeck coefficient, electrical conductivity, and thermal conductivity.

This dissertation details such a path, where we enhance thermoelectric materials using quantum confinement to decouple the three properties. While quantum confinement has historically been achieved through physically small devices, such as two-dimensional superlattices, nanowires, and quantum dots, here we achieve it through electrical isolation using two-dimensional electron and hole gases in metal-oxide-semiconductor field effect transistors (MOSFETs). Under strong inversion, the two-dimensional gases form in the channel of the MOSFETs, separating the electrical path from the thermal path. Furthermore, the channel depth is constrained to quantum sizes, enabling the non-zero saturation of the Seebeck coefficient as electrical conductivity is increased. The result is a non-classical, linearly increasing power factor $S^2\sigma$ that is decoupled from thermal conductivity.

This work compares the MOSFET thermoelectric devices to similar silicon devices doped to the same concentration as the MOSFET channel in order to isolate the quantum

confinement effects in the two-dimensional gases formed in the MOSFET channel under strong inversion. The electrical conductivity, thermal conductivity, and Seebeck coefficient of the devices were measured and compared. In the p-type MOSFETS, we observe a 12-factor increase in performance over bulk silicon devices. The n-type MOSFETS showed a similar 8-factor increase in performance. This work is the first demonstration of the quantum enhancement of the Seebeck coefficient and power factor using an electrically defined quantum channel, laying the foundation for microelectronic-based, chip-scale thermoelectric cooling and energy-scavenging applications.

Table of Contents

List of Figures	xii
List of Tables	xvii
List of Abbreviations	xxviii
List of Symbols	xx
Acknowledgements	xxiii
1 Introduction and Background	1
1.1 Operating Principles of Thermoelectrics	2
1.1.1 The Seebeck Effect	2
1.1.2 The Peltier Effect	3
1.1.3 The Thomson Effect	4
1.1.4 The Superposition of Thermoelectric Effects	5
1.2 Thermoelectric Performance	5
1.2.1 Thermoelectric Figure of Merit	6
1.2.2 Current Performances in Literature	6
1.2.3 Current Performances in Literature	6
1.2.4 Efficiency and Coefficient of Performance	8
1.3 Thermoelectric Performance Improvement Methods	10
1.3.1 Phonon Engineering	11
1.3.1.1 Phonon Coherence	11
1.3.1.2 Nanoscale Local Resonators	12

1.3.1.3	Disadvantages	12
1.3.2	Electronic Band Manipulation	13
1.3.3	Novel Materials and Structures for Thermoelectrics	14
1.3.3.1	Nanowires	14
1.3.3.2	Two-dimensional Materials	15
1.3.3.3	Drawbacks of Novel Materials	15
1.3.4	Quantum Confinement to Enhance Seebeck Coefficient	16
1.4	Motivation	17
1.5	Dissertation Organization	18
2	Theory	20
2.1	Seebeck Dependence on Density of States	21
2.2	Seebeck Coefficient in Quantum-Wells	22
2.2.1	Electron Dispersion Relations	22
2.2.2	Thermoelectric Properties in Three-Dimensional Materials	23
2.2.3	Thermoelectric Properties in Two-Dimensional Materials	24
2.2.4	Thermoelectric Figure of Merit Relations	25
2.2.5	Section Summary	27
2.3	Quantum-Confined Systems in MOSFETs	28
2.3.1	MOSFET Nomenclature	28
2.3.2	MOSFET Operating Principles	29
2.3.2.1	MOSFET Threshold Voltage	30
2.3.2.2	Drain-Source Current Saturation	31
2.3.3	Section Summary	32
2.4	Chapter Summary	33
3	Device Design and Fabrication	34
3.1	MOSFET Device Design	34

3.1.1	busFET Structure	35
3.1.2	Heating and Temperature Measurement Resistors	35
3.2	Diffusion Device Design	36
3.2.1	Doped Substrate	36
3.2.2	Heating and Temperature Measurement Resistors	36
3.3	Fabrication	37
3.3.1	Release of Devices	37
3.4	Chapter Summary	38
4	Experiment and Measurement Setup	39
4.1	Temperature-Resistance Calibration	40
4.1.1	Instrumentation and General Procedure	41
4.1.2	Transient Temperature Response	41
4.2	Current Voltage Characterization	43
4.2.1	Instrumentation and General Procedure	44
4.2.1.1	MOSFET Devices	44
4.2.1.2	Diffusion Devices	47
4.3	Thermoelectric Characterization	50
4.3.1	Instrumentation and General Procedure	50
4.3.1.1	MOSFET Devices	50
4.3.1.2	Diffusion Devices	51
4.4	Data Processing	53
4.4.1	Temperature Resistance Calibration	53
4.4.2	Extracting Electrical Conductivity	54
4.4.3	Extracting Seebeck Coefficient	55
4.4.4	Extracting Thermal Conductivity	56
4.4.5	Normalization Methodology	57
4.4.5.1	Normalization of Electric Properties	58

4.4.5.2	Normalization of Thermal Properties	60
4.4.6	Propagation of Error	61
4.5	Experiment and Data Acquisition Automation	62
4.6	Chapter Summary	63
5	Experiment Results and Discussion	65
5.1	Power Factor Improvement	65
5.2	Thermoelectric Figure of Merit Improvement	67
5.3	Further Improvement via Wafer Thinning	69
6	Conclusion and Future Work	71
6.1	Summary of Author Contributions	73
6.2	Future Work	74
	Bibliography	75

List of Figures

1.1	Illustration of the Seebeck effect for material a and material b joined at interfaces at temperatures T_1 and T_0 , such that $T_1 > T_0$. Here the temperature gradient is imposed, inducing the voltage.	3
1.2	Illustration of the Peltier effect between two different materials a and b . Current flows from the power source resulting in heat absorption at the left node, where carriers move to a higher Fermi energy level, and heat rejection at the right node, where carriers move to a lower Fermi energy level, leading to a temperature gradient across the device.	4
1.3	Illustration of the Thomson effect. Current flows through a conductor heated at a point, resulting in the cooling of the wire before the heated point as carriers absorb energy to move to higher Fermi energy levels and heating of the wire after as carriers release energy while returning to lower Fermi energy levels.	4
1.4	Efficiency η of a thermoelectric generator (TEG) for a given temperature difference ΔT for a selection of thermoelectric figures of merit ZT . Eq. 1.6 is solved assuming the cold side temperature T_c to be 300 K.	9
1.5	Coefficient of performance COP of a thermoelectric cooler (TEC) for a given temperature difference ΔT for a selection of thermoelectric figure of merit ZT values. Eq. 1.7 is solved assuming the hot side temperature T_h to be 300 K. .	10

1.6	Plot showing the qualitative relationships of power factor (black), Seebeck coefficient (red), and electrical conductivity (blue) to carrier concentration. The carrier concentration and electrical conductivity are on a log scale. . . .	13
2.1	Theoretical plots of the Seebeck coefficient S (red), electrical conductivity σ (blue), and power factor $S^2\sigma$ (black) in (a) a 3D semiconductor and (b) a 2D semiconductor with respect to chemical potential based on equations derived by Hicks and Dresselhaus.	26
2.2	Schematics of (a) n-type and (b) p-type MOSFETs. Schematic shows the naming conventions of key voltages and currents.	29
2.3	Diagram of an n-channel metal-oxide-semiconductor field-effect transistor (MOSFET) operating under strong inversion.	29
2.4	IV curve for an n-type MOSFET at several gate-source voltages.	32
3.1	Schematic of device layout illustrating placement of the heater and sensor resistors and busFET array in MOSFET devices.	35
3.2	Scanning electron microscope (SEM) images of fabricated MOSFET devices.	37
4.1	Cross-sectional view of temperature resistor calibration (TRC) measurement. Thermal paste ensures good contact between the device and the Kapton heater. The thermocouple is placed next to the Kapton heater between microscope slides to prevent an uneven surface. The gap between the thermocouple and Kapton heater is filled with thermal paste. The whole setup rests on a probe station.	40

4.2	Schematic of the experimental setup for a MOSFET device’s temperature-resistance calibration (TRC) measurement. The device sits on a Kapton heater. A digital multimeter (DMM) measures the resistance of the sensor resistor R_s . A source meter (SM) measures the resistance of the heater resistor R_h . A power supply (PS) supplies voltage V_{kh} to the Kapton heater. Finally, a DMM measures the output voltage V_{tc} of the thermocouple.	42
4.3	Schematic of the experimental setup for a MOSFET device’s temperature-resistance calibration (TRC) measurement. The device sits on a Kapton heater. A digital multimeter (DMM) measures the sensor resistance R_s . A source meter (SM) measures the heater resistance R_h . A power supply (PS) supplies voltage V_{kh} to the Kapton heater. Finally, a DMM measures the output voltage V_{tc} of the thermocouple.	43
4.4	Transient response of resistors to a step change in temperature. Results show that temperatures across the device track well and without delay during TRC measurements.	44
4.5	Schematic of the experimental setup for the current-voltage (IV) and thermoelectric measurements of a MOSFET device. A digital multimeter (DMM) measures the sensor resistance R_s . A source meter (SM) applies the drain-source voltage V_{ds} and measures the drain current I_d . A power supply (PS) supplies the gate-source voltage V_{gs} . A final source meter applies the heater resistor current I_h and measures the resistance of the heater resistor R_h during the experiment.	45

4.6	Flow chart detailing the current-voltage characterization of a MOSFET device. Heater current I_h , gate voltage V_{gs} , and drain-source voltage V_{ds} are swept while heater resistance R_h , sensor resistance R_s , and drain-source current I_{ds} are measured.	46
4.7	Example IV curve from a p-type MOSFET device for gate voltages from 0 V to 5 V in 0.1 V increments.	47
4.8	Schematic of the experimental setup for the current-voltage (IV) and thermoelectric measurements of a MOSFET device. A digital multimeter (DMM) measures the sensor resistance. A source meter (SM) applies the drain-source voltage V_{ds} and measures the drain current I_d . A final source meter applies the heater resistor current I_h and measures the heater resistance R_h during the experiment.	48
4.9	Flow chart detailing the current-voltage characterization of a diffusion device. Heater current I_h and drain-source voltage V_{ds} are swept while heater resistance R_h , sensor resistance R_s , and drain-source current I_{ds} are measured. There is no gate voltage V_{gs} to sweep.	49
4.10	Flow chart detailing the thermoelectric characterization of a MOSFET device. Heater current I_h and gate voltage V_{gs} are swept while heater resistance R_h , sensor resistance R_s , and drain-source voltage V_{ds} are measured.	51
4.11	Flow chart detailing the thermoelectric characterization of a diffusion device. Heater current I_h is swept while heater resistance R_h , sensor resistance R_s , and drain-source voltage V_{ds} are measured. There is no gate voltage V_{gs} to sweep.	52

4.12	A plot of temperature resistance calibration measurement and second-order fit to data of a single device.	54
4.13	The temperature profile of a device heated using the heater resistor measured using infrared thermography.	58
4.14	Diagrams of (a) the electrical pathway in a pFET and (b) the electrical pathway in a p-type diffusion device.	59
4.15	Diagrams of (a) the thermal pathway in a pFET and (b) the thermal pathway in an n-type diffusion device.	60
5.1	Plot showing average normalized power factor, Seebeck coefficient, and electrical conductivity at 300K of ten (a) p-type MOSFET devices and (b) n-type MOSFET devices with standard error of mean error bars.	66
5.2	Plot showing average normalized ZT at 300K of ten (a) p-type MOSFET devices and (b) n-type MOSFET devices with standard error of mean error bars.	68
5.3	Plot showing average normalized ZT and projected normalized ZT after wafer thinning of (a) p-type MOSFET devices and (b) n-type MOSFET devices. Projected thermal conductivity values are taken from Zhang et al.	70

List of Tables

1.1	Selected thermoelectric figures of merit obtained recently in literature.	7
1.2	Selected thermoelectric figures of merit of silicon and CMOS-compatible devices obtained recently in literature.	8
4.1	Parameters for temperature resistance calibration of MOSFET and diffusion devices.	41
4.2	Parameters for current voltage characterization of MOSFET and diffusion devices.	47
4.3	Parameters for thermoelectric characterization of MOSFET and diffusion devices.	52
5.1	Selected thermoelectric figures of merit in silicon and CMOS-compatible mate- rials recently obtained recently in literature.	68

List of Abbreviations

2DEG	Two-dimensional electron gas
2DHG	Two-dimensional hole gas
BN	Boron nitride
BOX	Buried oxide
BP	Black phosphorus
CVD	Chemical vapor deposition
DMM	Digital multimeter
IV	Current-voltage
MOSFET	Metal-oxide-semiconductor field-effect transistor
PS	Power supply
SEM	Scanning electron microscope
SEU	Single event upset
SM	Source meter
TEC	Thermoelectric cooler
TEG	Thermoelectric generator

TMAH	TetraMthylAmmonium Hydroxide
TMD	Transitional metal dichalcogenides
TRC	Temperature resistance calibration

List of Symbols

ϵ	Permittivity
η	Efficiency
\hbar	Reduced Planck's constant
κ	Thermal conductivity
μ	Electron mobility
\vec{j}	Current density
\vec{q}	Heat flux vector
Π	Peltier coefficient
σ	Electrical conductivity
τ	Phonon relaxation time
ζ	Chemical potential
ζ^*	Reduced chemical potential
A	Area
a	Quantum-well depth
C	Specific heat
COP	Coefficient of performance
d	Depth

E	Energy
e	Free electron charge
E_F	Fermi level
$f(E)$	Fermi distribution function
F_i	Fermi-Dirac function (see Eq. 2.12)
G	Conductance
$g(E)$	Density of states
h	Planck's constant
I	Current
k	Electron momentum
k_B	Boltzman constant
L	Length
m^*	Effective electron mass
n	Quantum energy number
$n(E)$	Energy-dependent electron density
S	Seebeck coefficient
T	Temperature
t	Thickness

$T(E)$ Energy-dependent conduction

V Voltage

v Phonon group velocity

w Width

ZT Thermoelectric figure of merit

K Thermal conductance

L Length

Acknowledgments

I would like to express my deep gratitude to my major professor, Dr. Suprem R. Das, and my supervisory committee consisting of Dr. Andrew Rys, Dr. Don Gruenbacher, and Dr. Scott Thompson, for their invaluable feedback and expertise. I am also deeply indebted to Dr. Ihab El-Kady and Dr. Charles Reinke for their guidance and knowledge. Special thanks also goes to Dr. Zayd C. Leseman for advising me at the beginning of this journey. Additionally, this work would not have been possible without funding from and use of the facilities at Sandia National Labs and Kansas State University College of Engineering, particularly the Mike Wieggers Department of Electrical and Computer Engineering and the Alan Levin Department of Mechanical and Nuclear Engineering.

My gratitude extends to my professors, whom I thank for imparting their knowledge across many subjects. I am also grateful to my peers in the several research cohorts I have been lucky to be a part of for their feedback and advice.

Lastly, I would be remiss if I failed to mention how grateful I am for the support of my family and friends. Without them, I could never have completed this work.

Sandia National Laboratories is a multimission laboratory managed and operated by National Technology & Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International Inc., for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525.

Chapter 1

Introduction and Background

Thermoelectric materials are solid-state semiconductors or metals that transform heat into electric voltage and vice versa. They are silent, scalable, and reliable making them ideal for thermal energy harvesting and cooling applications¹. However, their poor performance relative to other energy harvesting and cooling systems has hampered their adoption. In recent decades, researchers have investigated methods of improving existing thermoelectric materials and developed promising new materials. However, optimizing and developing thermoelectric materials is not simple, with many related material properties at play. As a result, methods of improving one component of performance often hurt another, limiting overall improvement.

While researchers have discovered many promising potential thermoelectric materials, many of the best materials are a combination of rare, expensive, and toxic. Though inconsequential for some applications, they still prevent the widespread commercial application of thermoelectric materials.

This work details a novel method for improving thermoelectric performance in any semiconductor. Silicon, an abundant material with well-defined fabrication processes, is used to experimentally demonstrate the approach's viability.

In this chapter, we outline the operating principles of thermoelectric materials: the

Seebeck, Peltier, and Thomson effects. We also discuss thermoelectric performance and introduce the thermoelectric figure of merit ZT . Then, we broadly review recent work on thermoelectric materials in literature. Next, we discuss the shortcomings of CMOS-compatible thermoelectric devices and how they motivate this work. Finally, we provide a brief outline of the organization of the dissertation.

1.1 Operating Principles of Thermoelectrics

Three main effects explain the functions of thermoelectric materials: the Seebeck, Peltier, and Thomson effects. The Seebeck effect, detailed in Section 1.1.1, describes the voltage resulting from a temperature gradient in thermoelectric materials. Next, the Peltier effect, discussed in Section 1.1.2, describes how a current induces a temperature gradient in thermoelectric materials. Finally, the Thomson effect, explored in Section 1.1.3, details the absorption and rejection of heat in a single, locally heated conductor when a current passes through it.

1.1.1 The Seebeck Effect

The Seebeck effect, reported by Thomas Johann Seebeck in 1821², describes the movement of carriers (e.g., electrons and holes) in a thermoelectric material from hot to cold as they seek lower energy states. Because of this, thermoelectric devices produce a voltage in response to a temperature differential. Typically, the voltage is on the order of millivolts but increases proportionally to the difference in temperature. The Seebeck coefficient S_{ab} for two materials a and b joined together is defined in Eq. 1.1²:

$$S_{ab} = \lim_{\Delta T \rightarrow 0} \frac{\Delta V_{ab}}{\Delta T} \quad (1.1)$$

where ΔV_{ab} is the voltage across two different connected conductors with an applied temperature gradient of ΔT , as shown in Figure 1.1.




Figure 1.1: Illustration of the Seebeck effect for material a and material b joined at interfaces at temperatures T_1 and T_0 , such that $T_1 > T_0$. Here the temperature gradient is imposed, inducing the voltage.

We can more easily observe the Seebeck coefficient with two different materials because of the asymmetry present in the system. The individual Seebeck coefficient of each material varies, meaning carriers will flow more effectively away from the heat in one material. In a symmetrical system, such as a wire heated in the middle, carriers would flow similarly away from the heated point in both directions, and the effects would cancel.

1.1.2 The Peltier Effect

Thermoelectrics also exhibit the Peltier effect, where thermal energy is absorbed or rejected at an Ohmic junction between two dissimilar conductors³. The thermal exchange results from a difference in the Fermi energy levels E_F beyond the junction, with carriers absorbing heat when moving to a higher Fermi energy level and carriers rejecting heat when moving to a lower Fermi energy level. Figure 1.2 illustrates the effect.

Eq. 1.2 gives the rate of thermal exchange at the junctions:

$$Q_P = S_{ab}IT = \Pi_{ab}I \quad (1.2)$$




Figure 1.2: Illustration of the Peltier effect between two different materials a and b . Current flows from the power source resulting in heat absorption at the left node, where carriers move to a higher Fermi energy level, and heat rejection at the right node, where carriers move to a lower Fermi energy level, leading to a temperature gradient across the device.

where I is the current through the junction at temperature T and Π is the Peltier coefficient of the junction.

1.1.3 The Thomson Effect

The Thomson effect, discovered by William Thomson in 1856, is the absorption and rejection of heat caused by an electric current in a single conductor⁴. Suppose we heat a wire at a single point and pass current through it. In that case, the carriers absorb heat before the heated point to climb to the higher Fermi energy level and reject it beyond the heating point when returning to a lower Fermi energy level. The result is a cooler section of wire before the heated point and a hotter section after, as shown in Figure 1.3. This phenomenon occurs in addition to the Joule heating typical of conductors.




Figure 1.3: Illustration of the Thomson effect. Current flows through a conductor heated at a point, resulting in the cooling of the wire before the heated point as carriers absorb energy to move to higher Fermi energy levels and heating of the wire after as carriers release energy while returning to lower Fermi energy levels.

1.1.4 The Superposition of Thermoelectric Effects

Thomson also developed critical relationships, including Eq. 1.2, between the Seebeck, Peltier, and Thomson effects under the assumption that all thermoelectric processes, whether reversible or irreversible, are superimposed on each other and thus separable⁴. The scientific community hotly debated the premise until the advent of new thermodynamics⁵⁻⁸. The theory was later experimentally confirmed as a consequence of Onsager's Reciprocal Principle⁵.

Perhaps the most critical relation derived by Thomson is given in Eq. 1.3⁹:

$$\vec{q} = ST\vec{j} - \kappa\vec{\Delta}T \quad (1.3)$$

where \vec{q} is the heat flux vector, κ is the thermal conductivity, and \vec{j} is the current density. The first term $ST\vec{j}$ contains all contributions from the Seebeck, Peltier, and Thomson effects^{1;10;11}, which are reversible. The second term $\kappa\vec{\Delta}T$ gives thermal conduction, which is irreversible.

1.2 Thermoelectric Performance

When comparing thermoelectric materials, we look at the thermoelectric figure of merit ZT . In this section, we describe the formulation and components of the thermoelectric figure of merit. Then, we note several performances achieved in literature. Finally, we relate the thermoelectric figure of merit to efficiency and the coefficient of performance, which measure the performance of more traditional thermal energy harvesting and cooling systems, respectively.

1.2.1 Thermoelectric Figure of Merit

We characterize the performance of thermoelectric materials by the thermoelectric figure of merit ZT , defined in Eq. 1.4¹²:

$$ZT = \frac{S^2 \sigma}{\kappa} T \quad (1.4)$$

where S is the Seebeck coefficient, σ is the electrical conductivity, κ is the thermal conductivity, and T is the absolute temperature

From Eq. 1.4, we see that we can improve the thermoelectric figure of merit by increasing the Seebeck coefficient, increasing the electrical conductivity, or decreasing the thermal conductivity, which we can further break down into electronic and phononic contributions, as in Eq. 1.5:

$$\kappa = \kappa_e + \kappa_{ph} \quad (1.5)$$

1.2.2 Current Performances in Literature

The thermoelectric figure of merit is a widely reported metric for new and promising thermoelectric materials. Table 1.1 displays a selection of recent thermoelectric figures of merit obtained in literature.

1.2.3 Current Performances in Literature

The thermoelectric figure of merit is a widely reported metric for new and promising thermoelectric materials. Table 1.1 displays a selection of recent thermoelectric figures of merit obtained in literature.

The list shows materials with thermoelectric figures of merit from 0.8 to 2.6, but most

Table 1.1: Selected thermoelectric figures of merit obtained recently in literature.

Material	Year	Doping	Temperature, K	ZT
$\text{Pb}_{1+x}\text{Se}_{0.8}\text{Te}_{0.2}$ ¹³	2022	n	600	1.20
Ag_2Te Nanoparticles ¹⁴	2022	n	373	1.37
Porous Si Nanowires ¹⁵	2021	p	700	0.71
Polycrystalline SnSe ¹⁶	2021	p	783	3.10
$\text{Ge}_{0.9}\text{Mg}_{0.04}\text{Bi}_{0.06}\text{Te}$ ¹⁷	2021	n	700	2.50
BiSbTe/Carbon Microfiber ¹⁸	2021	p	375	1.40
$\text{Sb}_2\text{Si}_2\text{Te}_6$ ¹⁹	2021	p	823	1.30
Mg_3Sb_2 ²⁰	2020	p	750	1.50
CaZrSe_3 ²¹	2019	p	700	0.95
$\text{Mg}_{3.2}\text{Sb}_{1.5}\text{Bi}_{0.49}\text{Te}_{0.01}$ ²²	2018	p	650	1.55
$(\text{Bi,Sb})_2\text{Te}_3$ ²³	2017	p	395	1.10
PbTe-SrTe ²⁴	2016	p	923	2.50
BiSbTe+Te arrays ²⁵	2015	p	320	1.86
PbTe-PbS ²⁶	2015	p	923	2.30
$\text{Na}_{2+x}\text{Ga}_{2+x}\text{Sn}_{4-x}$ ²⁷	2015	n	340	1.28
$\text{GeTe-Bi}_2\text{Te}_3$ ²⁸	2014	p	773	1.90
$\text{Pb}(\text{Te,Se,S})$ ²⁹	2014	p	800	2.00
PbS-CdS ³⁰	2014	p	923	1.30
SnSe ³¹	2014	p	923	2.60
Cu_{2-x}S ³²	2014	p	1000	1.70
SnTe-CdS ³³	2014	p	923	1.40
$\text{Pb}_{1-x}\text{Sb}_x\text{Se}$ ³³	2014	n	800	1.50
MgAgSb ³⁴	2014	p	475	1.40
Cu_xBiTeSe ³⁵	2013	n	340	1.15
PbTe-SrTe ³⁶	2012	p	915	2.20
$\text{Mg}_2\text{Si}_{0.3}\text{Sn}_{0.7}$ ³⁷	2012	n	700	1.30
Cu_{2-s}Se ³⁸	2012	p	1000	1.50
$(\text{BaLaYb})_x\text{Co}_4\text{Sb}_{12}$ ³⁹	2011	n	850	1.70
In_4Se_3 ⁴⁰	2009	n	705	1.48
BiSbTe ⁴¹	2008	p	300	1.20
Tl-PbTe ⁴²	2008	p	773	1.50
$\text{Ba}_8\text{Ga}_{16}\text{Ge}_{13}$ ⁴³	2006	n	1163	1.63
$\text{AgPb}_m\text{SbTe}_{2+m}$ ⁴⁴	2004	n	800	2.20

materials listed are a combination of exotic, hard to fabricate, and toxic. Only one of these obtain their highest thermoelectric figures of merit around room temperature: BiSbTe⁴¹ with a ZT of 1.20 at 300K. Several of these materials employ strategies for improving the thermoelectric figure of merit, which we will discuss in Section 1.3.

Narrowing in on silicon and CMOS-compatible devices, similar to what this work studies, Table 1.2 shows thermoelectric figures of merit for silicon and CMOS-compatible based devices.

Table 1.2: Selected thermoelectric figures of merit of silicon and CMOS-compatible devices obtained recently in literature.

Material	Year	Doping	Temperature, K	ZT
Silicon nanowires ⁴⁵	2020	p	300K	0.02
Silicon nanowires ⁴⁶	2021	p	300+K	0.0035
Polysilicon ⁴⁷	2014	n	373K	0.03
Polysilicon ⁴⁷	2014	p	373K	0.05
CMOS Polysilicon films ⁴⁸	2009	n	300K	0.014
CMOS Polysilicon films ⁴⁸	2009	p	300K	0.012

Silicon’s performance as a thermoelectric material is generally poor due to its high thermal conductivity. However, silicon is the material of choice for microelectronics. Therefore, using it as a thermoelectric material in these systems is much easier than using the materials in Table 1.1. Because of this, we focus on improving silicon’s thermoelectric figure of merit using a CMOS-compatible method.

1.2.4 Efficiency and Coefficient of Performance

Furthermore, the conversion efficiency of a thermoelectric device may be written in terms of the thermoelectric figure of merit both when acting as a thermoelectric generator (TEG) and as a thermoelectric cooler (TEC). Equations 1.6 and 1.7 describe the efficiency η for a TEG and the coefficient of performance COP for a TEC, respectively⁴⁹:

$$\eta = \frac{T_h - T_c}{T_h} \left(\frac{\sqrt{1 + ZT} - 1}{\sqrt{1 + ZT} + T_c/T_h} \right) \quad (1.6)$$

$$COP = \frac{T_c}{T_h - T_c} \left(\frac{\sqrt{1 + ZT} - T_h/T_c}{\sqrt{1 + ZT} + 1} \right) \quad (1.7)$$

where T_h and T_c are the hot and cold temperatures, respectively. These relations allow the comparison of thermoelectric materials to commercial systems whose performance is generally measured using efficiency and the coefficient of performance.

For thermoelectric materials to have competitive efficiency for commercial applications, a thermoelectric figure of merit of 4 is estimated to be required⁴⁹. Table 1.1 has a maximum thermoelectric figure of merit of 2.6. We can see the differences in efficiency in Figure 1.4, which plots Eq. 1.6 for a selection of thermoelectric figures of merit, showing the relationship between the thermoelectric figure of merit ZT , temperature differential ΔT , and efficiency for TEGs, and Figure 1.5 plots Eq. 1.7 for a selection of thermoelectric figures of merit, showing the relationship between the thermoelectric figure of merit, temperature differential ΔT , and coefficient of performance for TECs.




Figure 1.4: Efficiency η of a thermoelectric generator (TEG) for a given temperature difference ΔT for a selection of thermoelectric figures of merit ZT . Eq. 1.6 is solved assuming the cold side temperature T_c to be 300 K.

In these, we see that an improved thermoelectric figure of merit results in increased




Figure 1.5: Coefficient of performance COP of a thermoelectric cooler (TEC) for a given temperature difference ΔT for a selection of thermoelectric figure of merit ZT values. Eq. 1.7 is solved assuming the hot side temperature T_h to be 300 K.

efficiency or coefficient of performance.

1.3 Thermoelectric Performance Improvement Methods

Historically, low thermoelectric figures of merit, meaning poor efficiency, have kept thermoelectric materials from becoming used in applications where efficiency is essential⁵⁰. Naturally, this has led to extensive research on improving the thermoelectric figure of merit in thermoelectric materials. However, because of the interdependence of the Seebeck coefficient S , electrical conductivity σ , and thermal conductivity κ , improving the thermoelectric figure of merit ZT is difficult.

The main paths for improving the thermoelectric figure of merit focus on reducing the phonon contribution to thermal conductivity, which reduces the denominator in Eq. 1.4, or

electronic band manipulation, which increases the numerator in Eq. 1.4, commonly referred to as the power factor. The following sections detail the methods employed and their disadvantages.

1.3.1 Phonon Engineering

For nonmetallic thermoelectric materials, phonons are the dominant heat carriers⁵¹. Many recent attempts at improving the thermoelectric figure of merit focus on scattering phonons⁵²⁻⁵⁴ to reduce the phonon contribution to thermal conductivity κ_{ph} defined by the Boltzmann transport equation, shown in Eq. 1.8⁵⁵:

$$\kappa_{ph} = \frac{1}{3} C v^2 \tau \quad (1.8)$$

where C is the specific heat, v is the phonon group velocity, and τ is the phonon relaxation time. Methods that reduce the phononic contribution to thermal conductivity typically use incoherent mechanisms to reduce phonon relaxation time through increased grain boundary scattering, impurity scattering, and rough surface scattering.

From Table 1.1, Cu_{2-s}Se ³⁸ and SnSe ³¹ employ phonon scattering to reduce thermal conductivity, achieving thermoelectric figures of merit of 1.5 at 1000K and 2.6 at 923K, respectively. Effective phonon scattering optimization can also improve performance in traditional thermoelectric materials, such as skutterudites^{39;56-58}.

The following sections detail the importance of measuring phonon coherence, how phonon coherence affects thermal conductance, and specific methods used to reduce the phonon contribution to thermal conductivity.

1.3.1.1 Phonon Coherence

The coherent transport of energy characters (e.g., electrons, photons, and phonons) is crucial to understanding material properties. However, unambiguous observation of phonon coherence

is challenging relative to the observation of electron and photon coherence due to the short coherence length of phonons and its significant reduction in the presence of imperfections and increased temperature. Recent studies^{59;60} have shown that phonons can remain coherent through many layers of superlattices, making them ideal systems for observing phonon coherence and providing strong evidence of the wave behavior of phonons in coherent phonon heat conduction. Moreover, a femtosecond pump-probe has been developed to directly measure the oscillation of coherent phonons^{61–64}. Studies have found that phonon coherence plays a sizable role in the reduction of thermal conductance in silicon nitride membranes⁶⁵, silicon nanomeshes^{66;67}, silicon^{65;67;68}, and Bi₂Te₃/Sb₂Te₃⁶⁹.

1.3.1.2 Nanoscale Local Resonators

A strategy to reduce thermal conductivity is the introduction of nanoscale resonators, enabling the emergence of unique subwavelength properties. We can alter phonon dispersion relations by engineering nanopillars, reducing the phonon group velocities for dominant heat carriers. Davis and Hussein⁷⁰ applied this to thin silicon films, showing a 52% reduction in thermal conductivity compared to a uniform silicon film.

For bulk materials, such as clathrates and skutterudites, filling atoms into them has been shown to induce a rattling effect^{39;71}. This rattling effect significantly reduces thermal conductivity and improves thermoelectric performance. This strategy does not alter the electronic band structure, leaving electrical conductivity unchanged. Qiu et al.⁷² and Shi et al.⁷³ achieved high thermoelectric figures of merit in skutterudites using this method.

1.3.1.3 Disadvantages

While phonon engineering can reduce the phonon contribution to thermal conductivity, it also can have the undesired effect of decreasing the electrical conductivity, mitigating any gains in the thermoelectric figure of merit. Additionally, electrons still contribute to the overall thermal conductivity. These methods are also material-dependent and require substantial

work to adapt to new materials.

1.3.2 Electronic Band Manipulation

In addition to reducing the thermal conductivity, we can also enhance the thermoelectric figure of merit by increasing the power factor $S^2\sigma$. We can achieve this by manipulating the electric band, typically done by changing the carrier concentration. Unfortunately, the Seebeck coefficient and electrical conductivity depend on the carrier concentration and improving one harms the other. Figure 1.6 illustrates this inverse relationship⁴⁹.




Figure 1.6: Plot showing the qualitative relationships of power factor (black), Seebeck coefficient (red), and electrical conductivity (blue) to carrier concentration. The carrier concentration and electrical conductivity are on a log scale.

At decreased carrier concentrations, the Seebeck coefficient increases, but electrical conductivity decreases. Conversely, the Seebeck coefficient decreases to zero at increased carrier concentrations while electrical conductivity increases. Because of this, we quickly find an optimal carrier concentration where movement in either direction decreases the power

factor. Thus, we see that attempts at manipulating the electronic band are severely limited.

1.3.3 Novel Materials and Structures for Thermoelectrics

Finally, researchers have attempted to design and fabricate several new thermoelectric materials. We can see several examples in literature of different hybrid materials synthesized and shaped to produce a high thermoelectric figure of merit. This material engineering ranges from fabricating novel materials to creating low-dimensional versions of commercial materials that exhibit non-bulk characteristics. Researchers often apply this low dimensional technique to the more widely used thermoelectric materials: Bi_2Te_3 ⁷⁴, Bi_2Se_3 ⁷⁵, and their alloys with Sb and Se, because, for these traditional materials, the relationship of the Seebeck coefficient, electrical conductivity, and thermal conductivity limits the thermoelectric figure of merit.

Development in physical and chemical nanofabrication technologies has made structures such as thin films, nanowires, superlattices, and quantum dots easier to fabricate. While early studies relied on physical fabrication methods like mechanical exfoliation⁷⁶, ball milling⁷⁷, high-pressure synthesis⁷⁸, and vacuum condensation⁷⁹, chemical methods have recently become more effective nanomaterial fabrication methods. Solution-phase and spark plasma sintering methods have been used to fabricate $(\text{Si,Bi})_2(\text{Te,Se})_3$ nanoparticles^{80;81} and $\text{Te}/\text{Bi}_2\text{Te}_3$ core/shell nanowires⁸². Chemical vapor deposition (CVD)^{83;84}, epitaxial film growth⁸⁵, and hydrothermal methods⁸⁶ have successfully fabricated two-dimensional thermoelectric materials and superlattices.

1.3.3.1 Nanowires

Nanowires have gained attention as thermoelectric materials because of their low thermal conductivity. The primary cause for the reduction in thermal conductivity is phonon-boundary scattering at the nanowire's roughened surface; the surface-to-volume ratio in any nanowire increases phonon-boundary scattering compared to bulk materials⁸⁷. Silicon nanowires have thermal conductivity approximately two orders of magnitude smaller than bulk silicon while

maintaining a similar power factor⁸⁸. Then, the power factor can be further optimized through doping⁸⁹.

1.3.3.2 Two-dimensional Materials

Two-dimensional materials, like nanowires, also exhibit unique properties, making them interesting to research. Several two-dimensional materials, such as transition metal dichalcogenides (TMDs)⁹⁰, black phosphorus (BP)^{91–93}, hexagonal boron nitride (BN)⁹⁴, germanane⁹⁵, borophene^{96–98}, InSe⁹⁹, silicene¹⁰⁰, and stanene⁸⁵, have received attention as thermoelectric materials. Group IV-VI layered compounds, such as GeS¹⁰¹, GeSe¹⁰¹, SnS¹⁰², and SnSe^{31;103;104}, have also been studied.

In particular, MoS₂, a TMD, is one material thought to have potential as a thermoelectric material due to its low thermal conductivity^{105–107} and high Seebeck coefficient^{108–110}. With p-doped bilayer MoS₂, Wickramaratne et al.¹¹¹ achieved a thermoelectric figure of merit ZT of 1.2. In a nanoribbon structure, Fan et al.¹¹² achieved a ZT of 3.4 at room temperature. The thermoelectric figure of merit of MoS₂ can be further improved by introducing strain, which tunes the electric and thermal properties^{113–115}.

Another interesting two-dimensional material is single or several-layer black phosphorus (BP), which was first fabricated in 2014^{91–93} and garnered interest because of its anisotropic properties^{116–118}. Even as a bulk material, Qin et al.¹¹⁹ demonstrated a ZT value of 0.7 at 800 K with BP. The band gap can also be continuously tuned by altering the number of layers. These results and the tunable bandgap indicate that BP could be a desirable thermoelectric material at intermediate temperatures.

1.3.3.3 Drawbacks of Novel Materials

While these novel materials show promise, many have complex and relatively new fabrication processes^{76–79;93}. Furthermore, these processes are generally unique to each material, and many of these materials are a combination of complicated to process, toxic, naturally scarce,

mechanically rigid, and expensive^{120–124}. Finally, tuning and material engineering must consider the unique properties of each material, making a fair amount of work to explore a particular method’s use with a different material.

1.3.4 Quantum Confinement to Enhance Seebeck Coefficient

The work of Hicks and Dresselhaus^{125–127} showed that in low-dimensional materials, the physical dimensions affect the thermoelectric properties, providing an alternative way to tune them. However, rather than inducing quantum confinement using the traditional path of low-dimensional materials (e.g., superlattices^{52;53;124;128;129} and nanowires^{128;130–132}), quantum confinement is generated through the creation of a two-dimensional electron or hole gas (2DEG or 2DHG, respectively) in a metal-oxide-semiconductor field-effect transistor (MOSFET) under strong inversion. This act separates the dominant thermal path (the MOSFET body) from the dominant electrical path (the MOSFET channel), allowing these to be tuned separately. Additionally, the Seebeck coefficient in the 2DEG or 2DHG saturates at high carrier concentrations, allowing for the continued increase in electrical conductivity without the Seebeck coefficient going to zero. Because of this, the method used in this work can decouple the thermoelectric properties.

MOSFET fabrication follows the complementary metal-oxide-semiconductor (CMOS) fabrication guidelines, which are well-established and repeatable. MOSFETs are the backbone of modern computer chips and thus have had extensive work done to ensure their reliability. While we use silicon for devices in this work, we can straightforwardly reproduce the results in MOSFETs fabricated on other semiconductors. We provide in-depth details on the theory behind this in Chapter 2.

1.4 Motivation

While thermoelectric materials are widely studied, the literature on CMOS-compatible thermoelectrics is more sparse. This sparseness is partly due to the strict list of materials allowed in CMOS fabrication, which, partnered with the favored approach of novel materials, prevents the application of the bulk of thermoelectric research from applying to CMOS devices.

While sparse, results have been published on CMOS-compatible thermoelectrics¹³³⁻¹³⁶. Strasser et al.¹³³ micromachined CMOS thermoelectric generators for powering on-chip electronics. Their approach requires fabrication steps in addition to those in the CMOS process, adding time and expense to fabrication. The devices are also relatively large compared to CMOS structures, making them unsuitable for smaller-scale thermal management applications.

Xie et al.¹³⁴ proposed a MEMs-based design, which uses a membrane-like structure. Bah et al.¹³⁵ also fabricated a crystalline silicon membrane with the addition of nanopores in a CMOS-compatible process. Li et al.¹³⁶ used a CMOS-compatible top-down technique to fabricate silicon nanowire-based thermoelectric generators.

The studies mentioned above do little to improve the thermoelectric performance of the polysilicon forming their devices, aside from thermal conductivity suppression from phonon scattering. While Seebeck coefficients are given, none of them report a thermoelectric figure of merit. While the thermoelectric figure of merit is difficult to measure, it is an essential characteristic of these systems.

This work addresses the shortcomings of current work on CMOS-compatible thermoelectrics by

1. Reporting the first use of electrically-induced quantum confinement to improve the thermoelectric performance of devices. Quantum confinement is a novel approach for CMOS-compatible thermoelectric devices.

2. Inducing said quantum confinement using MOSFETs, which are readily and easily fabricated in the CMOS process, requiring no external tooling or materials. The devices are also on the scale of other microelectronics structures, allowing for more localized thermal management applications. Several current CMOS-compatible thermoelectric materials are "add-ons" and, unlike our devices, cannot be tuned by adjusting gate voltage. Additionally, our approach has the advantage of pumping heat in-plane rather than vertically, which is advantageous in three-dimensional circuit applications.
3. Introducing a novel characterization method that allows for the accurate measurement of the thermoelectric figure of merit and its constitutive properties. This method uses control devices with bulk silicon properties to normalize the results and eliminate systemic measurement errors.

1.5 Dissertation Organization

With this background knowledge, we proceed to a more detailed discussion of theory, device design, experiment, and results.

First, in Chapter 2, we discuss the underlying theory behind the methods used in this work to enhance thermoelectric materials using metal-oxide-semiconductor field-effect transistors (MOSFETs). We discuss the relationship between the density of states and the Seebeck coefficient and how this applies to low-dimensional systems, such as quantum wells. In detail, we discuss quantum well induced by MOSFETs and the effects on the thermoelectric properties.

Next, in Chapter 3, we detail the design of the different devices studied in this work, including n-type and p-type MOSFET structures and n-doped and p-doped control devices. We describe how MOSFETs are chained together to achieve greater length and the thought process behind selecting resistors for on-device temperature induction and measurement. We also briefly discuss the fabrication of the devices used in this work.

After, in Chapter 4, we detail the experimental setup used to measure the thermoelectric characteristics of the devices. We outline the device's temperature-resistor calibration to ensure accurate temperature readings. We discuss the current-voltages curves needed to obtain electrical conductivity. Finally, we discuss the thermoelectric characterization used to determine the Seebeck coefficient and thermal conductivity. We also outline the minimal processing for obtaining the Seebeck coefficient, electrical conductivity, and thermal conductivity from the direct measurements.

In Chapter 5, we report the findings of the experiments discussed in Chapter 4. Here, we show approximately an order of magnitude improvement of the thermoelectric figure of merit of MOSFET devices compared to the control diffusion devices. We show the saturation of the Seebeck coefficient predicted at gate voltages (and thus high carrier concentrations). This saturation then allows increasing electrical conductivity to improve the thermoelectric figure of merit.

Finally, in Chapter 6, we summarize the findings of this dissertation. We reiterate the importance of the work and the key findings before proposing additional work.

Chapter 2

Theory

This chapter discusses the theory behind using quantum confinement to enhance thermoelectric materials introduced in Section 1.3.4. We discuss the Seebeck dependence on the density of states and how that applies in quantum well systems as predicted by Hicks and Dresselhaus¹²⁶, and how it affects thermoelectric performance characterized by the thermoelectric figure of merit ZT shown in Eq. 2.1:

$$ZT = \frac{S^2 \sigma}{\kappa_e + \kappa_{ph}} T \quad (2.1)$$

where S is the Seebeck coefficient, σ is electrical conductivity, and κ_e and κ_{ph} are the electron and phonon contributions to thermal conductivity.

As we use metal-oxide-semiconductor field-effect transistors (MOSFETs) to induce quantum wells, we also provide a basic overview of the nomenclature and function of MOSFETs.

2.1 Seebeck Dependence on Density of States

First, we establish the dependence of the Seebeck coefficient on the density of states. A conductor has an energy-dependent conductivity $\sigma(E)$ that is associated with the electrons of density $n(E)$ filling the energy states at E as described by Eq. 2.2:

$$\sigma(E) = en(E)\mu(E) \quad (2.2)$$

where e is the free electron charge and μ is the electron mobility. From this, Ziman derived the expression for the total conductivity shown in Eq. 2.3¹³⁷:

$$\sigma = G \frac{L}{A} = \int \sigma(E) \left(-\frac{\delta f(E)}{\delta E} \right) dE \quad (2.3)$$

where $f(E)$ is the Fermi distribution function, G is the conductance, L is the length, and A is the cross-sectional area of the conductor. However, for small-scale conductors, it may be more appropriate to consider the conductance formulated in the Landauer formalism in terms of energy-dependent transmission $T(E)$ as shown in Eq. 2.4:

$$G = \frac{2e^2}{h} \int T(E) \left(-\frac{\delta f(E)}{\delta E} \right) dE \quad (2.4)$$

where h is Planck's constant. From Eq. 2.3, Cutler and Mott derived the Mott relation form of the Seebeck coefficient¹³⁸ as seen in Eq. 2.5:

$$S = \frac{1}{\sigma} \frac{k_B}{e} \int \sigma(E) \left(\frac{E - E_f}{k_B T} \right) \left(-\frac{\delta f(E)}{\delta E} \right) dE \quad (2.5)$$

where k_B is the Boltzman constant.

For a degeneratively doped system, Equation 2.5 further simplifies to Eq. 2.6:

$$S = \frac{\pi^2}{3} \frac{k_B}{e} k_B T \left[\frac{d \ln(\sigma(E))}{dE} \right]_{E=E_F} \quad (2.6)$$

where E_F is the Fermi energy level.

Equation 2.6 shows that enhancing the energy dependence of the conductivity $d\sigma(E)/dE$, which is related to the energy-dependent electron density through Eq.2.2, increases the Seebeck coefficient. Equation 2.2 shows that the energy dependence of the conductivity $d\sigma(E)/dE$ is related to the energy-dependent electron density. Because energy-dependent electron density is related to the density of states, we can improve the Seebeck coefficient by manipulating the density of states $g(E)$. While three-dimensional systems generally have a square root energy dependence for the density of states, lower-dimensional systems can provide a much higher density of states and, in turn, a higher Seebeck coefficient.

2.2 Seebeck Coefficient in Quantum-Wells

Knowing that the density of states impacts the Seebeck coefficient, we turn to a method of enhancing the density of states. Hicks and Dresselhaus¹²⁶ showed that the density of states near the Fermi level could be enhanced through quantum confinement, enhancing the Seebeck coefficient. This section will discuss the electron dispersion relations and the derivation of equations for the Seebeck coefficient, electrical conductivity, and thermal conductivity in two-dimensional and three-dimensional cases. Additionally, we will combine these relations to show how to calculate the thermoelectric figure of merit.

2.2.1 Electron Dispersion Relations

The electronic states of a three-dimensional bulk system are commonly approximated as parabolic bands, leading to the electron dispersion relation given in Eq. 2.7:

$$\epsilon_{3D}(k_x, k_y, k_z) = \frac{\hbar^2 k_x^2}{2m_x^*} + \frac{\hbar^2 k_y^2}{2m_y^*} + \frac{\hbar^2 k_z^2}{2m_z^*} \quad (2.7)$$

where k is electron momentum in the subscript direction, m^* is the effective electron mass in the subscript direction, and \hbar is the reduced Planck's constant¹²⁶.

However, in two-dimensional systems, electrons are confined to a quantum well in the z-dimension. In this case, the third term of Eq. 2.7 reduces to that of a particle in a quantum well, as shown in Eq. 2.8:

$$\epsilon_{2D}(k_x, k_y, k_z) = \frac{\hbar^2 k_x^2}{2m_x^*} + \frac{\hbar^2 k_y^2}{2m_y^*} + \frac{n^2 \hbar^2 \pi^2}{2m_z^* a^2} \quad (2.8)$$

where a is the quantum well depth and $n = 1, 2, \dots$ is the quantum energy number.

The change in the last term results from the quantization of energy in the z-direction, which prevents electrons from occupying some low-energy states. Electrons are then forced to higher energy states near the Fermi level, enhancing the density of states. As suggested in Section 2.1, this enhancement leads to an enhanced Seebeck coefficient, as shown in Section 2.2.3.

2.2.2 Thermoelectric Properties in Three-Dimensional Materials

The process for deriving relations for the Seebeck coefficient, electrical conductivity, and thermal conductivity (and thus the thermoelectric figure of merit) based on electronic dispersion relations is well defined^{139,140}. From this process and the bulk electronic dispersion relation in Eq. 2.7, relations for the Seebeck coefficient, electrical conductivity σ , and thermal conductivity κ , respectively, for conduction in a bulk material in the x-direction are shown in Eqs. 2.9, 2.10, and 2.11¹²⁶:

$$S_{3D} = -\frac{k_B}{e} \left(\frac{5F_{3/2}(\zeta^*)}{3F_{1/2}(\zeta^*)} - \frac{\zeta}{k_B T} \right) \quad (2.9)$$

$$\sigma_{3D} = \frac{1}{2\pi^2} \left(\frac{2k_B T}{\hbar^2} \right)^{3/2} (m_x m_y m_z)^{1/2} F_{1/2}(\zeta^*) e \mu_x \quad (2.10)$$

$$\kappa_{e,3D} = \frac{\tau \hbar^2}{6\pi^2} \left(\frac{k_B T}{\hbar^2} \right)^{5/2} \left(\frac{m_y m_z}{m_x} \right)^{1/2} k_B \left(\frac{7}{2} F_{5/2}(\zeta^*) - \frac{25 F_{3/2}^2(\zeta^*)}{6 F_{1/2}(\zeta^*)} \right) \quad (2.11)$$

where k_B is the Boltzman constant, ζ is the chemical potential, τ is the relaxation time, m_x , m_y , and m_z are the effective mass components in the x , y , and z -directions, respectively, κ_e is the electronic thermal conductivity, and the Fermi-Dirac function F_i is given by Eq. 2.12:

$$F_i(\zeta^*) = \int_0^\infty \frac{x^i dx}{\exp x - \zeta^* + 1} \quad (2.12)$$

where ζ^* is the reduced chemical potential defined in Eq. 2.13:

$$\zeta^* = \frac{\zeta}{k_B T} \quad (2.13)$$

2.2.3 Thermoelectric Properties in Two-Dimensional Materials

Similarly, relations for the Seebeck coefficient, electrical conductivity, and thermal conductivity, respectively, are obtained for a two-dimensional system conducting in the x -direction and shown in Eqs. 2.14, 2.15, and 2.16¹²⁶.

$$S_{2D} = -\frac{k_B}{e} \left(\frac{2F_1(\zeta^*)}{F_0(\zeta^*)} - \frac{\zeta}{k_B T} + \frac{n^2 \hbar^2 \pi^2}{2m_z^* a^2 k_B T} \right) \quad (2.14)$$

$$\sigma_{2D} = \frac{1}{2\pi a} \left(\frac{2k_B T}{\hbar^2} \right) (m_x m_y)^{1/2} F_0(\zeta^*) e \mu_x \quad (2.15)$$

$$\kappa_{e,2D} = \frac{\tau \hbar^2}{4\pi a} \left(\frac{k_B T}{\hbar^2} \right)^2 \left(\frac{m_y}{m_x} \right)^{1/2} k_B \left(3F_2(\zeta^*) - \frac{4F_1^2(\zeta^*)}{F_0(\zeta^*)} \right) \quad (2.16)$$

Comparing Eq. 2.9 and Eq. 2.14, we can see that for all physically possible values of a $S_{2D} \geq S_{3D}$ with the two being equal as quantum well depth approaches infinity. However, it is essential to note that Eq. 2.14 only holds for cases of quantum confinement, meaning a must be on the order of the de Broglie wavelength of an electron ($\sim 10\text{nm}$). The difference made by this additional term is visualized in Figure 2.1, which compares the results of each equation over a range of chemical potentials.

The three-dimensional case in Figure 2.1a shows an optimal value for the chemical potential that maximizes the power factor $S^2\sigma$. If we recall from Section 1.3.2, this occurs because of the inversely proportional relationship between the Seebeck coefficient and electrical conductivity. In the three-dimensional case, the Seebeck coefficient S drives the power factor to zero at higher chemical potentials, limiting the improvement of the thermoelectric figure of merit.

Figure 2.1b shows the Seebeck value S saturating to a non-zero value, because the last term in Eq. 2.14, $(n^2 \hbar^2 \pi^2)/(2m_z^* a^2 k_B T)$, is a constant. Whereas the first two terms from Eq. 2.14 cancel out as in the three-dimensional case, this constant value results in the Seebeck coefficient saturating to a non-zero value. Since the Seebeck coefficient saturates to a non-zero value, the power factor increases with rising conductivity.

2.2.4 Thermoelectric Figure of Merit Relations

To find the derived thermoelectric figure of merit, Eqs. 2.9, 2.10, and 2.11 for the three-dimensional, bulk case and Eqs. 2.14, 2.15, and 2.16 are plugged into Eq. 2.1. For the




Figure 2.1: Theoretical plots of the Seebeck coefficient S (red), electrical conductivity σ (blue), and power factor $S^2\sigma$ (black) in a) a 3D semiconductor and b) a 2D semiconductor with respect to chemical potential based on equations derived by Hicks and Dresselhaus¹²⁶.

three-dimensional case, we obtain Eq. 2.17¹²⁶:

$$Z_{3D}T = \frac{\frac{3}{2} \left(\frac{5F_{3/2}(\zeta^*)}{2F_{1/2}(\zeta^*)} - \frac{\zeta}{k_B T} \right)^2 F_{1/2}(\zeta^*)}{\frac{1}{B} + \frac{7}{2}F_{5/2}(\zeta^*) - \frac{25F_{3/2}^2(\zeta^*)}{6F_{1/2}(\zeta^*)}} \quad (2.17)$$

where B is defined in Eq. 2.18:

$$B = \frac{1}{3\pi^2} \left(\frac{2k_B T}{\hbar^2} \right)^{3/2} (m_x m_y m_z)^{1/2} \frac{k_B^2 T \mu_x}{e \kappa_{ph}} \quad (2.18)$$

For the two-dimensional case, we obtain Eq. 2.19¹²⁶:

$$Z_{2D} T = \frac{\left(\frac{2F_1(\zeta^*)}{F_0(\zeta^*)} - \frac{\zeta}{k_B T} \right)^2 F_0(\zeta^*)}{\frac{1}{B'} + 3F_2(\zeta^*) - \frac{4F_1^2(\zeta^*)}{F_0(\zeta^*)}} \quad (2.19)$$

where B' is defined in Eq. 2.20:

$$B' = \frac{1}{2\pi a} \left(\frac{2k_B T}{\hbar^2} \right) (m_x m_y)^{1/2} \frac{k_B^2 T \mu_x}{e \kappa_p} \quad (2.20)$$

Again, Eqs. 2.19 and 2.20 show that the effects of the quantum confinement will enhance the thermoelectric figure of merit ZT compared to the three-dimensional case in Eqs. 2.17 and 2.18.

2.2.5 Section Summary

This section introduces the electron dispersion relations for bulk and two-dimensional systems. From these relations, we derived equations for both systems' Seebeck coefficient, electrical conductivity, and thermal conductivity. From these equations, we saw a saturation of the Seebeck coefficient to a non-zero value that was unique to the two-dimensional system. This saturation results in an improved thermoelectric figure of merit, which we also described.

2.3 Quantum-Confined Systems in MOSFETs

Most quantum-confined systems are physically small materials (superlattices^{52;53;124;128;129} and nanowires^{128;130–132}). However, this work uses the electrically isolated two-dimensional electron or hole gases (2DEGs or 2DHGs, respectively) in metal-oxide-semiconductor field-effect transistors (MOSFETs) to produce a low-dimensional system. MOSFETs are a good option because they have a well-characterized fabrication process and have been heavily engineered for reliability. The system also decouples the dominant electrical and thermal pathways, allowing for independent manipulation of the thermal conductivity and power factor. Furthermore, the Seebeck coefficient's saturation described in Section 2.2.3 somewhat decouples the components of the power factor (e.g., the Seebeck coefficient and electrical conductivity).

In this section, we outline the nomenclature and basic principles of MOSFETs. We discuss the standard voltages and currents that characterize MOSFET behavior before discussing the threshold voltage in depth. Finally, we discuss the drain-source saturation of the devices. We will limit discussion to enhancement-mode ("normally off") MOSFETs as they are predominately used, and depletion-mode ("normally on") MOSFETs will not be discussed.

2.3.1 MOSFET Nomenclature

Figure 2.2 shows how voltages and currents are defined in MOSFETs. Figure 2.2a shows the gate voltage V_{gs} , drain-source voltage V_{ds} , and the drain current I_d in an n-type MOSFET, while Figure 2.2b shows the gate voltage V_{sg} , drain-source voltage V_{sd} , and the drain current I_d in a p-type MOSFET. By these diagrams, all voltages and currents are positive, but it is common to refer to the gate voltage V_{sg} in a p-type MOSFET as V_{gs} with the operating voltage being negative.




Figure 2.2: Schematics of (a) n-type and (b) p-type MOSFETs. Schematic shows the naming conventions of key voltages and currents.

2.3.2 MOSFET Operating Principles

When discussing MOSFET operation, visualization is helpful. To this end, we provide a cross-sectional view of a typical p-type MOSFET operating under strong inversion in Figure 2.3.




Figure 2.3: Diagram of an n-channel metal-oxide-semiconductor field-effect transistor (MOSFET) operating under strong inversion.

The source and drain regions are the red n-doped wells underneath the source and drain terminals, typically doped around 10^{18} cm^{-3} . Most modern MOSFETs have polysilicon gates on a silicon dioxide (SiO_2) layer. The gate, oxide, and silicon form a MOS capacitor,

the “switch” to turn on the MOSFET. We also note that the body is predominately p-type, and the n-type channel, or depletion region, in transparent red underneath the gate is only present when a gate voltage above a threshold is applied. The gate voltage attracts the source and drain majority carriers (electrons in this n-type MOSFET) toward the gate and pushes away the substrate majority carriers (holes in this case)¹⁴¹. At equilibrium, with no gate voltage applied, the p-type substrate extends to the SiO₂ layer under the gate, leaving the p-type wells disconnected and the MOSFET off.

Typical values of interest for MOSFETs are the threshold voltage and saturation current, discussed in Sections 2.3.2.1 and 2.3.2.2, respectively.

2.3.2.1 MOSFET Threshold Voltage

The threshold voltage is the minimum gate voltage required to form a conducting channel in a MOSFET. For most modern devices, the threshold value ranges from 0.5 V to 1 V. Mathematically, this threshold voltage V_{th} can be determined using Eqs. 2.21 and 2.22 for n-type and p-type MOSFETs respectively^{141;142}:

$$\text{For n-type MOSFET: } V_{th} = V_{fb} + 2|\phi_B| + \frac{\sqrt{2\epsilon_{Si}qN_A|2\phi_B|}}{C'_{ox}} \quad (2.21)$$

$$\text{For p-type MOSFET: } V_{th} = V_{fb} - 2|\phi_B| - \frac{\sqrt{2\epsilon_{Si}qN_D|2\phi_B|}}{C'_{ox}} \quad (2.22)$$

where V_{fb} is the flatband voltage, ϵ_{Si} is the permittivity of silicon, N_A and N_D are the carrier concentration of acceptors and donors, respectively, C'_{ox} is the gate-oxide capacitance, and ϕ_B is the bulk potential, defined in Eqs. 2.23 and 2.24:

$$\text{For n-type MOSFET: } \phi_B = \frac{k_B T}{q} \ln \frac{N_A}{N_i} \quad (2.23)$$

$$\text{For p-type MOSFET: } \phi_B = \frac{k_B T}{q} \ln \frac{N_D}{N_i} \quad (2.24)$$

where k_B is the Boltzman constant, T is the temperature, q is the elementary charge, and N_i is the intrinsic carrier concentration.

The gate-oxide capacitance surface density, typically measured in F/cm² is defined in Eq. 2.25:

$$C'_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad (2.25)$$

where ϵ_{ox} is the permittivity of the oxide and t_{ox} is the thickness of the oxide.

2.3.2.2 Drain-Source Current Saturation

For gate voltages above the threshold voltage, the MOSFET switches on, and electrons flow through the channel from the source to the drain under the influence of the drain-source voltage. For a constant gate-source voltage, increasing the drain-source voltage also increases the current when in the triode region.

Eventually, the drain-source voltage reaches a saturation voltage, which can be approximated by Eq. 2.26:

$$V_{ds,SAT} = V_{gs} - V_{th} \quad (2.26)$$

At and above this saturation voltage, the MOSFET is in the saturation region. In this region, the drain current saturates as the channel forms a pinch-off point, restricting the




Figure 2.4: IV curve for an n-type MOSFET at several gate-source voltages.

flow of carriers. To visualize the relation between drain current and drain-source voltage, we reference Figure 2.4, which shows a standard IV curve for a MOSFET.

In the figure, we see the linear and saturation regions for the current for a MOSFET for a variety of gate voltages. As the MOSFET is off, we see no drain current for a gate voltage below the threshold voltage. As the gate voltage increases, we see the saturation value of the drain current increase. The dotted black line indicates the region where saturation begins. Equation 2.26 accurately predicts where this line intersects a given gate voltage.

2.3.3 Section Summary

In this section, we discussed the operation of MOSFETs. After beginning by defining the terminology, we discussed the operating principles. We introduced the threshold voltage as the voltage where a MOSFET turns on and provided equations for it in both p-type and n-type MOSFETs. We discussed the current saturation in the MOSFET channels and defined the saturation region where this occurs and the triode region where it does not. We also provided equations for approximating the saturation voltage of a MOSFET.

2.4 Chapter Summary

In this chapter, we introduced the electron dispersion relations for bulk and two-dimensional systems and derived equations for the thermoelectric properties in both systems. In these relations, we noted a saturation of the Seebeck coefficient to a non-zero value unique to the two-dimensional system. This results in an improved thermoelectric figure of merit.

We also discussed the operation of MOSFETs, as we use them to create our two-dimensional systems. We introduced basic concepts such as threshold voltage and saturation current. We also described how the gate voltage alters the MOSFET channel, creating a two-dimensional electron or hole gas (2DEG or 2DHG, respectively).

Chapter 3

Device Design and Fabrication

In this chapter, we discuss the design of the MOSFET and diffusion devices and their design considerations. To this end, we discuss the busFET structure used in MOSFET devices and the resistor selection and placement. We then discuss the diffused substrate of the diffusion devices and their resistors. Finally, we discuss the fabrication processes of the devices. While we use complementary metal-oxide-semiconductor (CMOS) guidelines, we give specifics on the release of the cantilevers of test devices.

3.1 MOSFET Device Design

We designed devices for experiments according to CMOS guidelines¹⁴¹ to ensure compatibility with existing processes and the reliability of devices. We used MOSFETs, which would create the quantum-confined, two-dimensional electron and hole gases (2DEGs and 2DHGs, respectively) as the building blocks of our devices. For testing, we added heating and temperature-sensing resistors to devices. Figure 3.1 shows the final layout of the device. Probe landing pads are located out of the image to the right.

Information in this chapter is also disseminated in another publication by the author¹⁴³




Figure 3.1: Schematic of device layout illustrating placement of the heater and sensor resistors and busFET array in MOSFET devices.

3.1.1 busFET Structure

We desired a longer-length device because it would allow a more significant temperature differential between ends and, thus, a more measurable thermoelectric voltage. However, CMOS guidelines limit the dimensions of MOSFETs. To overcome these limitations, we used a busFET structure. To form the busFET, we linked adjacent MOSFETs' source and drain terminals. All MOSFETs shared a gate. The busFET uses twenty-three transistors with a single channel length of $5.95\mu\text{m}$ and a width of $25\mu\text{m}$, resulting in a W/L ratio of approximately 4.2. Each MOSFET has a unit cell length of $10\mu\text{m}$, yielding a busFET $230\mu\text{m}$ long, as shown in Figure 3.1.

3.1.2 Heating and Temperature Measurement Resistors

To induce a temperature gradient and measure the local temperature on the device, we placed resistors at the ends of each device to establish the local temperatures. We used $30\mu\text{m}$ by $5\mu\text{m}$ polysilicon single event upset (SEU) resistors because they are highly sensitive to temperature making them ideal for measuring it. While polysilicon resistors are very predictable, SEU polysilicon resistors have relatively inconsistent resistance values because of the variance in the additional processing steps. However, we mitigate the inconsistent resistance values by

calibrating device resistors individually.

3.2 Diffusion Device Design

Like the MOSFET devices, we fabricated the diffusion devices to CMOS guidelines¹⁴¹ to ensure compatibility with existing microfabrication processes. In diffusion devices, we dope the substrate and can measure bulk silicon properties. These devices form a control group for the MOSFET devices. Like the MOSFET devices, they also have heating and temperature-sensing resistors. The layout and dimensions are the same as in Figure 3.1 except the suspended FET array is replaced with doped silicon.

3.2.1 Doped Substrate

In the place of the suspended FET array of the MOSFET devices, the diffusion devices have a doped silicon substrate. Here, we dope the silicon to the same level as the MOSFET channel under strong inversion. These diffusion devices essentially function as resistors rather than transistors, with the “source” and “drain” regions having the same polarity as the body. With no field effects, these devices are a means to measure the bulk properties of our device for comparison against the MOSFET devices. In addition to measuring bulk properties, the devices allow us the advantage of normalizing away systemic errors in the measurements to easily see the difference quantum confinement makes in our MOSFET devices.

3.2.2 Heating and Temperature Measurement Resistors

Like the MOSFET devices, we placed resistors at each end of the device to establish the local temperatures. For uniformity, we used identical SEU resistors in both types of devices. These SEU resistors are highly sensitive to temperature, making them ideal for our purpose. As in the MOSFET device, the diffusion device resistors are $30\mu\text{m}$ by $5\mu\text{m}$.

3.3 Fabrication

Using a shared wafer program, we fabricated the MOSFET and diffusion devices to CMOS guidelines. We then had them released to reduce the overall thermal conductivity. We describe the release and justification in more detail in Section 3.3.1. Figure 3.2 shows a scanning electron microscope image of a fabricated device. (SEM).




Figure 3.2: Scanning electron microscope (SEM) images of fabricated MOSFET devices.

We see the etched area around the cantilever, as well as a few of the probe landing pads. Resistors can be seen at the ends of the busFET.

3.3.1 Release of Devices

To reduce the thermal pathway cross-section, we released both MOSFET and diffusion devices to form cantilevers by etching the buried-oxide (BOX) layer under the device. This etching isolated the device layer from the BOX layer and handle layer of the wafer, achieving the desired elimination of their thermal contribution by reducing the overall cross-sectional area of the devices. The process is outlined as follows:

1. We spin a protective layer on top of the devices and pattern it with windows open to the area surrounding the devices.
2. We wet etch the device layer silicon exposed in the windows using TetraMethylAmmonium Hydroxide (TMAH).
3. We then etch the exposed BOX layer using diluted hydrofluoric acid, separating the device layer from the handle of the wafer.
4. We then remove the protective layer.

3.4 Chapter Summary

This chapter discussed the device design, touching on the busFET structure used. We outlined the resistor type selection and placement on MOSFET devices. We discussed the design of the diffusion devices, including the doped substrate and resistors. Finally, we discussed the device fabrication process, which followed CMOS guidelines. Finally, we gave specifics on the release of the cantilevers of test devices.

Chapter 4

Experiment and Measurement Setup

In this chapter, we show the novel methodology used to study CMOS-compatible thermoelectrics and reliably obtain the thermoelectric figure of merit. Whereas most studies of CMOS-compatible thermoelectric materials only report the Seebeck coefficient^{133–136}, here we provide a path to measuring all constitutive parts of the thermoelectric figure of merit allowing for its calculation. The normalization methodology is particularly important, helping to negate systemic measurement errors.

We performed three separate measurement processes on devices to determine the thermoelectric properties. First, we use a temperature-resistance calibration (TRC) procedure to produce the calibration curves used to determine local temperatures on devices. Then, to determine electrical conductivity, we perform a current-voltage (IV) characterization. Next, we perform a thermoelectric characterization to determine the Seebeck coefficient and thermal conductivity. Following, we discussed the error propagation in data processing. Finally, we discussed the automation of the experiments and data acquisition process.

We performed these experiments on metal-oxide-semiconductor field-effect transistor (MOSFET) and diffusion devices. However, each procedure varies slightly because of the lack

Information in this chapter is also disseminated in another publication by the author¹⁴³

of a gate on the diffusion devices. This chapter outlines each device type's processes and data processing to determine the thermoelectric properties.

4.1 Temperature-Resistance Calibration

We perform a temperature-resistance calibration (TRC) to calibrate the resistors used to determine the temperature in later experiments. The devices are set on a probe station with a thermocouple and the Kapton heater, as shown in Figure 4.1.




Figure 4.1: Cross-sectional view of temperature resistor calibration (TRC) measurement. Thermal paste ensures good contact between the device and the Kapton heater. The thermocouple is placed next to the Kapton heater between microscope slides to prevent an uneven surface. The gap between the thermocouple and Kapton heater is filled with thermal paste. The whole setup rests on a probe station.

4.1.1 Instrumentation and General Procedure

We placed a thermocouple below the Kapton heater for both MOSFET and diffusion devices. We surrounded the thermocouple with microscope slides to provide a flat surface for the Kapton heater and device. We place the device on the Kapton heater with a thermal paste to ensure good thermal conduction between the two. Figure 4.2 shows the TRC instrumentation for MOSFET devices.

In the experiment, we used a Kapton heater, a thermocouple, two digital multimeters (DMMs), a source meter (SM), and a power supply (PS). The power supply powers the Kapton heater and heats the device at each of the values shown in Table 4.1. A DMM measures the thermocouple output used to determine the system’s temperature. The remaining DMM and the source meter measure the resistances. While we could replace the source meter with a simple DMM for this experiment, it is necessary to apply current to the heater resistor in later characterizations. Rather than switching instrumentation between experiments, we simply use the source meter as a DMM would be for the TRCs.

Table 4.1: Parameters for temperature resistance calibration of MOSFET and diffusion devices.

Parameter	Start	Stop	Step Size
Kapton Heater Voltage	0.0 V	5.5 V	0.5 V

We measure the thermocouple voltage, heater resistance, and sensor resistance for various Kapton heater voltages, allowing us to calibrate the resistors over a temperature range. We use the same procedure for the diffusion devices. Figure 4.3 shows the setup.

4.1.2 Transient Temperature Response

Because thermal energy transfer is relatively slow, we did preliminary testing to determine the time taken to reach thermal equilibrium. To do so, we measured the transient response of the resistors and the thermocouple in response to a step input in heater power. Figure 4.4 shows the results.




Figure 4.2: Schematic of the experimental setup for a MOSFET device's temperature-resistance calibration (TRC) measurement. The device sits on a Kapton heater. A digital multimeter (DMM) measures the resistance of the sensor resistor R_s . A source meter (SM) measures the resistance of the heater resistor R_h . A power supply (PS) supplies voltage V_{kh} to the Kapton heater. Finally, a DMM measures the output voltage V_{tc} of the thermocouple.

We see that the resistance values track the system temperature change well, and we selected a time of fifteen minutes for the system to get up to temperature. While not entirely at steady state, the resistors track well enough, and the time allows for adequate temperature change.




Figure 4.3: Schematic of the experimental setup for a MOSFET device's temperature-resistance calibration (TRC) measurement. The device sits on a Kapton heater. A digital multimeter (DMM) measures the sensor resistance R_s . A source meter (SM) measures the heater resistance R_h . A power supply (PS) supplies voltage V_{kh} to the Kapton heater. Finally, a DMM measures the output voltage V_{tc} of the thermocouple.

4.2 Current Voltage Characterization

We perform the current-voltage characterization to characterize the electrical conductivity of the MOSFET channel and the diffusion devices. We characterize each device with several




Figure 4.4: Transient response of resistors to a step change in temperature. Results show that temperatures across the device track well and without delay during TRC measurements.

induced temperature gradients, though results suggest the effects of temperature are minimal.

4.2.1 Instrumentation and General Procedure

For the current-voltage characterization, we use slightly different procedures for MOSFET and diffusion devices due to the additional gate voltage variable in the MOSFET case. We outline the procedures for each device in the following sections.

4.2.1.1 MOSFET Devices

Figure 4.5 shows the instrument setup for the MOSFET devices.

The measurement uses a digital multimeter (DMM), two source meters (SMs), and a power supply (PS). The DMM measures the resistance of the sensor resistor. We use this resistance and the TRC to determine the local temperature. The first source meter applies a drain-source voltage while measuring the current. The power supply varies the gate voltage. Finally, the second source meter applies a current to the heater resistor, heating the device, and also measures the resistance of the heater resistor. We use this resistance and the TRC to determine the local temperature.

Figure 4.6 shows a flow chart of the current-voltage measurement procedure for MOSFET




Figure 4.5: Schematic of the experimental setup for the current-voltage (IV) and thermoelectric measurements of a MOSFET device. A digital multimeter (DMM) measures the sensor resistance R_s . A source meter (SM) applies the drain-source voltage V_{ds} and measures the drain current I_d . A power supply (PS) supplies the gate-source voltage V_{gs} . A final source meter applies the heater resistor current I_h and measures the resistance of the heater resistor R_h during the experiment.

devices.

To start, we apply a current to the heater resistor to heat the device. Then, after the device reaches thermal equilibrium, we measure the heater and sensor resistances. These will be used with the TRC to determine local temperatures and the temperature gradient




Figure 4.6: Flow chart detailing the current-voltage characterization of a MOSFET device. Heater current I_h , gate voltage V_{gs} , and drain-source voltage V_{ds} are swept while heater resistance R_h , sensor resistance R_s , and drain-source current I_{ds} are measured.

across the device. After the resistance measurements, we cycle through the gate voltages of interest, applying a range of drain-source voltages. For each drain-source voltage, we measure the drain-source current. We repeat this process, measuring the drain current for each drain-source voltage at each gate voltage. Once characterized for every gate voltage




Figure 4.7: Example IV curve from a p-type MOSFET device for gate voltages from 0 V to 5 V in 0.1 V increments.

at that heater current, we increment the heater current and repeat the process. Figure 4.7 shows results for a p-type MOSFET device at a single heater current with drain-source and gate-source voltages from Table 4.2.

Table 4.2: Parameters for current voltage characterization of MOSFET and diffusion devices.

Parameter	Start	Stop	Step Size
Heater Current	0.0 μA	70 μA	3.5 μA
Drain Source Voltage	0.0 V	2.5 V	0.1 V
Gate Source Voltage ^a	0.0 V	5.0 V	0.1 V

^aMOSFET devices only.

4.2.1.2 Diffusion Devices

Because there is no gate, the measurement simplifies for diffusion devices. Figure 4.8 shows the instrument setup for the diffusion devices.

We use a digital multimeter (DMM) and two source meters (SMs) for the measurement. The DMM measures the sensor resistance. We use this resistance and the TRC curves to determine the local temperature. The first source meter applies a drain-source voltage while




Figure 4.8: Schematic of the experimental setup for the current-voltage (IV) and thermoelectric measurements of a MOSFET device. A digital multimeter (DMM) measures the sensor resistance. A source meter (SM) applies the drain-source voltage V_{ds} and measures the drain current I_d . A final source meter applies the heater resistor current I_h and measures the heater resistance R_h during the experiment.

measuring the drain current. Finally, the second source meter applies a current to the heater resistor, heating the device. The second source meter also measures the heater resistance. We use this resistance and the TRC curves to determine the local temperature.

Figure 4.9 shows a flow chart of the current-voltage measurement procedure for diffusion devices.




Figure 4.9: Flow chart detailing the current-voltage characterization of a diffusion device. Heater current I_h and drain-source voltage V_{ds} are swept while heater resistance R_h , sensor resistance R_s , and drain-source current I_{ds} are measured. There is no gate voltage V_{gs} to sweep.

To start, we apply a current to the heater resistor to heat the device. Then, after the device reaches thermal equilibrium, we measure the resistances of the heater and sensor resistors. We use these with the TRC to determine local temperatures and the temperature gradient across the device. Once we establish the temperature, we apply a range of drain-source voltages. For each drain-source voltage, we measure the drain current. Once characterized for every drain-source voltage V_{ds} , we move to the following heater current. Again, we use the parameters in Table 4.2, except for the gate voltage, which is not needed for diffusion devices.

4.3 Thermoelectric Characterization

We perform the thermoelectric characterization to obtain the Seebeck coefficient and thermal conductivity. We characterize each device for various temperature differentials and the MOSFET devices for several gate voltages.

4.3.1 Instrumentation and General Procedure

Because the MOSFET devices have gates, both devices undergo slightly different thermoelectric characterization processes. We detail the procedures for each in the following sections.

4.3.1.1 MOSFET Devices

The MOSFET devices use the same thermoelectric characterization setup as the current-voltage characterization shown in Figure 4.5. Again, this setup uses a digital multimeter (DMM), two source meters (SMs), and a power supply (PS). The DMM measures the sensor resistance. We use this resistance and the TRC curve to determine the local temperature. The first source meter measures the drain-source voltage, and the power supply varies the gate voltage. Finally, the second source meter applies a current to the heater resistor, heating the device. The second source meter also measures its resistance. We use this resistance and the TRC curve to determine the local temperature.

Figure 4.10 shows a flow chart of the thermoelectric measurement procedure for MOSFET devices.

To start, we apply a heater current and wait for the device to reach thermal equilibrium. Then, we measure heater resistance and sensor resistance so we can determine temperature can with the TRC curves. Next, we apply a gate voltage and measure the drain-source voltage. Here, the drain-source voltage is the Seebeck voltage, and we will use it with the temperature differential to determine the Seebeck coefficient. We then increment the gate




Figure 4.10: Flow chart detailing the thermoelectric characterization of a MOSFET device. Heater current I_h and gate voltage V_{gs} are swept while heater resistance R_h , sensor resistance R_s , and drain-source voltage V_{ds} are measured.

voltage and repeat the measurement at the same heater current until we reach the maximum gate voltage. After this, we increment the heater current and cycle through the gate voltages again for all of the parameters listed in Table 4.3.

4.3.1.2 Diffusion Devices

For diffusion devices, the measurement simplifies because of the lack of a gate. Again, we use the same setup as the current-voltage characterization shown for the diffusion devices in

Table 4.3: Parameters for thermoelectric characterization of MOSFET and diffusion devices.

Parameter	Start	Stop	Step Size
Heater Current	0.0 μA	70 μA	3.5 μA
Gate Source Voltage ^a	0.0 V	5.0 V	0.1 V

^aMOSFET devices only.

Figure 4.8.

This setup uses a digital multimeter (DMM) and two source meters (SMs). The DMM measures the resistance of the sensor resistor. We use this resistance and the TRC curves to determine the local temperature. The first source meter measures the drain-source voltage. Finally, the remaining source meter applies a current to the heater resistor, heating the device. The remaining source meter also measures its resistance. We use this resistance and the TRC curves to determine the local temperature.

Figure 4.11 shows a flow chart of the thermoelectric measurement procedure for diffusion devices.




Figure 4.11: Flow chart detailing the thermoelectric characterization of a diffusion device. Heater current I_h is swept while heater resistance R_h , sensor resistance R_s , and drain-source voltage V_{ds} are measured. There is no gate voltage V_{gs} to sweep.

To start, we apply a heater current and wait for the device to reach thermal equilibrium. Next, we measure heater and sensor resistance are measured so we can determine local temperature with the TRC curves. Then, we measure the drain-source voltage. Here, the drain-source voltage is the Seebeck voltage, and we will use it with the temperature differential to determine the Seebeck coefficient. After this, we increment the heater current and measure the drain-source voltage until reaching the maximum heater current. Again, we use the parameters in Table 4.3, except for the gate voltage, which is not needed for diffusion devices.

4.4 Data Processing

In the conducted experiments, we directly measured several values. We take resistance values at various temperatures in the temperature resistance calibration (TRC). During the IV characterizations, we measure the drain-source currents and resistances at various heater currents, drain-source voltages, and (in the case of MOSFET devices) gate voltages. Finally, the thermoelectric characterizations measure the drain-source voltage and resistances at various heater currents and (in the case of MOSFET devices) gate voltages. In the following sections, we outline the processing of this directly measured data to determine the Seebeck coefficient, electrical conductivity, and thermal conductivity and the normalization methods used to isolate the quantum confinement effect in the MOSFET devices.

4.4.1 Temperature Resistance Calibration

The TRC produces the calibration curves we use to calculate local device temperature based on the resistances we measure during the IV and thermoelectric characterizations. Because single-event upset (SEU) resistors have a second-order relationship with temperature, we fit the data to a second-order polynomial $R(T)$. Figure 4.12 shows the results and fit for the heater and sensor resistors on a single device.

Note that even on the same device, resistors have different characteristics. As discussed




Figure 4.12: A plot of temperature resistance calibration measurement and second-order fit to data of a single device.

in Section 3.1.2, we expect a significant variation between resistors because of the SEU design. In Figure 4.12, we also see the upside of having significant fluctuation with temperature change, which allows small temperature changes to be easily measured.

We later use the fitted second-order polynomial to determine the temperature from resistance. However, as the polynomial defines resistance as a function of temperature, we use iterative solving methods. Further, the results are constrained to prevent any extrapolation from the measured data, ensuring that the solution found correctly represents the physical system.

4.4.2 Extracting Electrical Conductivity

To extract the electrical conductivity, we use the data from the IV characterization and device geometry. First, we use the drain-source current and voltage to determine conductance, the inverse of resistance, with Ohms law, seen in Eq. 4.1¹⁴¹:

$$G = \frac{1}{R} = \frac{I}{V} \quad (4.1)$$

where G is conductance, R is resistance, I is current, and V is voltage. The conductance value is essentially the slope of the triode region of the IV curves for MOSFETs. The triode region is also where the devices function as the thermoelectric voltage is typically low. Diffusion devices exhibit no saturation, and we use a linear fit to the IV curve.

We then convert the extrinsic property conductance to the intrinsic property electrical conductivity using Eq. 4.2:

$$\sigma = G \frac{L}{A} \quad (4.2)$$

where L is the device length and A is the cross-sectional area, which we define for our devices in Eq. 4.3:

$$A = wd \quad (4.3)$$

where w is the width and d is the depth of the conductance area.

4.4.3 Extracting Seebeck Coefficient

We calculate the Seebeck coefficient from the thermoelectric characterization data and the temperature calibration curves from the TRC. Using the TRC curves, we convert the resistances from the thermoelectric characterization to temperatures. We then use these temperatures to determine the temperature across the device ΔT_{ds} . Finally, with the measured drain-source voltages V_{ds} , we determine the Seebeck coefficient using Eq 4.4¹³¹:

$$S = -\frac{\Delta V_{ds}}{\Delta T_{ds}} \quad (4.4)$$

4.4.4 Extracting Thermal Conductivity

We extract the thermal conductivity from the thermoelectric characterization data and the temperature calibration curves from the TRC. Using the TRC curves, we convert the resistances from the thermoelectric characterization to temperatures. We then determine the temperature across the device ΔT_{ds} . We also determine the power across the heater using the heater current and heater resistance through Eq. 4.5:

$$P_h = I_h^2 R_h \quad (4.5)$$

We assume that Joule heating converts all of this power to thermal energy and that losses via convection are negligible. Furthermore, heat can only be conducted across the device since the device is on a cantilever. Therefore the power to the heater is analogous to the heat flux across the device ($P_h = q$). Under these assumptions, we calculate thermal conductance K using the heat equation shown in Eq. 4.6:

$$K = \frac{P_h}{\Delta T} \quad (4.6)$$

Finally, we convert the extrinsic property thermal conductance to the intrinsic property thermal conductivity using Eq. 4.7:

$$\kappa = K \frac{L}{A} \quad (4.7)$$

where cross-sectional area A is given by Eq. 4.3. This time, however, the thermal path,

which is the whole device layer, determines the depth.

To verify our early assumptions, we compare the calculated thermal conductivity of our diffusion devices to the value of similarly doped silicon¹⁴⁴. Our assumptions are validated by finding both values to be 48 W/mK at 300 K. Our assumptions are further validated by matching the thermal conductivities of the MOSFETs to those found in literature¹⁴⁵.

4.4.5 Normalization Methodology

After extracting the components of the thermoelectric figure of merit ZT , MOSFET devices are normalized to diffusion devices to isolate the effects of quantum confinement. Because of the difference in dominant thermal and electrical pathways, we take special care in the normalization process, normalizing devices to those fabricated on the same die to minimize any differences do to processing or spatial dependencies of properties.

In addition to isolating the effects of quantum confinement, normalization also eliminates any system error in the measurements. For instance, because the device resistors are some distance from the ends of the actual thermoelectric devices and the temperature profile is not strictly linear between the resistors, as shown in Figure 4.13, the temperature gradient is almost certainly overestimated equally for both devices. However, we overcome this error by normalizing, which cancels out and correction factor needed to adjust the temperature differential.

Because our MOSFETs and diffusion devices are identical, aside from the doping of the substrate, the thermal profiles of both will be the same. Furthermore, the diffusion devices are essentially bulk silicon, which has well-known thermoelectric properties. Since the properties are well-known, it provides an additional point to verify the finding on our MOSFET devices. This method is an improvement over current methodologies¹³¹, which rely on correction factors.




Figure 4.13: The temperature profile of a device heated using the heater resistor measured using infrared thermography.

4.4.5.1 Normalization of Electric Properties

The shape and carrier concentration of the electrical pathway determines the Seebeck coefficient and electrical conductivity. When isolating the effects of quantum confinement in the MOSFET devices, we should look to compare similar electrical pathways. Figure 4.14 shows the electrical pathway of MOSFET and diffusion devices.

In Figure 4.14a, we see a p-type MOSFET under strong inversion. In the channel and wells, holes are the majority carriers and are confined to the green region. Figure 4.14b shows a p-type diffusion device, which has holes as the majority carrier. These holes are free to move about the doped silicon and not confined. Because of the common carrier type, we normalize the electrical properties of the p-type MOSFET in Figure 4.14a by the p-type diffusion device in Figure 4.14b. Similarly, we normalize the n-type MOSFETs to n-type diffusion devices.

Equation 4.8 shows the formula for normalization of the Seebeck coefficient:




Figure 4.14: Diagrams of (a) the electrical pathway in a pFET and (b) the electrical pathway in a p-type diffusion device.

$$S_{\text{norm}} = \frac{S_{\text{FET}}}{S_{\text{diff}}} \quad (4.8)$$

where S_{norm} is the normalized Seebeck coefficient, S_{FET} is the Seebeck coefficient of the MOSFET device, and S_{diff} is the Seebeck coefficient of the diffusion device.

Equation 4.9 shows the formula for normalization of the electrical conductivity:

$$\sigma_{\text{norm}} = \frac{\sigma_{\text{FET}}}{\sigma_{\text{diff}}} \quad (4.9)$$

where σ_{norm} is the normalized electrical conductivity, σ_{FET} is the electrical conductivity of the MOSFET device, and σ_{diff} is the electrical conductivity of the diffusion device.

4.4.5.2 Normalization of Thermal Properties

When normalizing devices' thermal properties, we should compare similar thermal pathways. Figure 4.15 shows the thermal pathway of MOSFET and diffusion devices.




Figure 4.15: Diagrams of (a) the thermal pathway in a pFET and (b) the thermal pathway in an n-type diffusion device.

In Figure 4.15a, a p-type MOSFET under strong inversion is shown. Here, the dominant thermal path is the MOSFET's n-type body. Figure 4.14b shows an n-type diffusion device for which the dominant thermal pathway is the whole diffusion device. For normalization of the thermal property data, because the dominant thermal path is the n-type body, the

p-type MOSFET in Figure 4.15a is normalized by the n-type diffusion device in Figure 4.14b. Similarly, we thermally normalize the n-type MOSFETs to p-type diffusion devices.

Equation 4.10 shows the formula for normalization of the electrical conductivity:

$$\kappa_{\text{norm}} = \frac{\kappa_{\text{FET}}}{\kappa_{\text{diff}}} \quad (4.10)$$

where κ_{norm} is the normalized thermal conductivity, κ_{FET} is the thermal conductivity of the MOSFET device, and κ_{diff} is the thermal conductivity of the diffusion device.

4.4.6 Propagation of Error

Because the Seebeck coefficient, electrical conductivity, and thermal conductivity are measured multiple times on multiple devices, each property has its standard error of the mean. When we combine them to calculate the thermoelectric figure of merit, we must propagate the error. Recalling Eq. 1.4, we see that errors will propagate across multiplication/division and powers in the case of the Seebeck coefficient. Equation 4.11 shows the formula for error propagation across powers for $Q = x^n$:

$$\frac{\delta_Q}{|Q|} = |n| \frac{\delta_x}{|x|} \quad (4.11)$$

Likewise, Eq 4.12 shows the formula for error propagation across multiplication and division where $Q = (ab\dots c)/(xy\dots z)$:

$$\frac{\delta_Q}{|Q|} = \sqrt{\left(\frac{\delta_a}{a}\right)^2 + \left(\frac{\delta_b}{b}\right)^2 + \dots + \left(\frac{\delta_c}{c}\right)^2 + \left(\frac{\delta_x}{x}\right)^2 + \left(\frac{\delta_y}{y}\right)^2 + \dots + \left(\frac{\delta_z}{z}\right)^2} \quad (4.12)$$

We see the equation for the error for the S^2 term in Eq. 4.13 after some simplification:

$$\delta_S = 2S\delta_S \quad (4.13)$$

Using Eqs. 4.13 and 4.12, we arrive at the equation for the error of the calculated thermoelectric figure of merit in Eq. 4.14:

$$\frac{\delta_{ZT}}{|ZT|} = \sqrt{(2\delta_S)^2 + \left(\frac{\delta_\sigma}{\sigma}\right)^2 + \left(\frac{\delta_\kappa}{\kappa}\right)^2} \quad (4.14)$$

Negligible compared to the variation between devices is the instrument error. We used Keysight 34410A digital multimeters, which have a basic accuracy of 0.0030%. For resistances on the order of hundreds of kOhms, this results in a discrepancy of Ohms. When resistances are converted into temperatures using the temperature resistance calibration curves, 1Ohm changes the temperature by less than 0.001K. We used Keithly 2400 source meters with resolutions of 1pA and 100nV in the usage range. This work measures the order of μA and mV on the low end, resulting in errors of 1e-6% and 1e-4% for current and voltage, respectively. The error range for the type-K thermocouple is -0.02K to 0.04K, which is minuscule over the 70K+ temperature range studied. Given these values, we can see that these errors are negligible compared to the variation between devices.

4.5 Experiment and Data Acquisition Automation

For both efficiency and repeatability, we automated the experiments. We connected a laptop to the various instruments for each experiment using GPIB connections. These connections allow us to control multiple instruments from one program on the laptop.

We developed classes for each instrument needed for the experiments. We use instances of these classes to control each instrument individually, passing commands to the required functions (e.g., measuring resistance, applying a voltage, etc.). These classes streamlined

the development of procedure classes, allowing for the readability and maintainability of the complete code base.

We developed classes for the temperature resistance calibration, current-voltage characterization, and thermoelectric characterization. Each of these classes initialized the equipment for its experiment based on the device type. Figures 4.2 and 4.3 show the procedure followed by the temperature resistance calibration class for MOSFET and diffusion devices, respectively. For the current-voltage characterization, Figs. 4.6 and 4.9 show the procedure the class follows for MOSFET and diffusion devices, respectively. Figures 4.10 and 4.11 show the procedure followed by the thermoelectric characterization class for MOSFET and diffusion devices, respectively. The classes also saved the data for each experiment and shut down all instrumentation at the conclusion.

We also developed a class to process the data from each experiment. The class reads the data for a given experiment and calculates the thermoelectric properties and the thermoelectric figure of merit.

Finally, we developed a class to combine the data from all conducted experiments and calculate the standard error of the mean of the results. This class also produces the final results figures used in this work.

4.6 Chapter Summary

This chapter outlined the measurement processes we used to study devices. First, we described a temperature-resistance calibration (TRC) procedure to produce the calibration curves used to determine local temperatures. Then, we outlined a current-voltage (IV) characterization used to determine the electrical conductivity of devices. Next, we discussed a thermoelectric characterization used to determine the Seebeck coefficient and thermal conductivity. Following, we discussed the error propagation in data processing. Finally, we discussed the automation of the experiments and data acquisition process.

We discussed these experiments for metal-oxide-semiconductor field-effect transistor

(MOSFET) and diffusion devices, highlighting the differences between procedures due to the gate on the MOSFET devices. Finally, we showed how we used direct measurements to determine the properties of interest.

Chapter 5

Experiment Results and Discussion

In this chapter, the results from the experiment, done at room temperature (300K), are examined, with attention paid to the Seebeck coefficient, electrical conductivity, power factor, and thermoelectric figure of merit. The non-zero saturation of the Seebeck coefficient is shown along with increasing electrical conductivity, resulting in an increased power factor. Coupled with effectively no change in thermal conductivity, we see a similar increase in the thermoelectric figure of merit over bulk silicon properties. We also present projections for further improvements from wafer thinning to reduce thermal conductivity.

5.1 Power Factor Improvement

Figure 5.1 plots the average normalized power factor, Seebeck coefficient, and electrical conductivity of the MOSFET devices studied as a function of gate voltage. We use diffusion device values, which represent bulk silicon, for normalization. Figure 5.1a shows the results for the p-type MOSFETs while Figure 5.1b shows the results for the n-type MOSFETs.

Figure 5.1a and Figure 5.1b show the normalized Seebeck coefficient exhibiting behavior

Information in this chapter is also disseminated in another publication by the author¹⁴³




Figure 5.1: Plot showing average normalized power factor, Seebeck coefficient, and electrical conductivity at 300K of ten (a) p-type MOSFET devices and (b) n-type MOSFET devices with standard error of mean error bars.

characteristic of a quantum-confined system at gate voltages above 1 V. Rather than decreasing to zero, the Seebeck coefficient saturates to a non-zero value at high gate voltages. At gate voltages less than 1 V, the MOSFET is off, accounting for the erratic behavior of the Seebeck coefficient.

As expected, the electrical conductivity increases as gate voltage increases in Figure 5.1a and Figure 5.1b due to the higher carrier concentration in the channel. Together with the saturated Seebeck coefficient, this allows the power factor to continue increasing rather than

peaking, as shown previously in bulk thermoelectrics in Figure 2.1a.

Figure 5.1a and Figure 5.1b show trends like the two-dimensional theoretical case seen previously in Figure 2.1b. However, the theoretical and experimental results have some differences resulting from the complexity of the MOSFET channel. It is important to note that the theoretical plot isolates chemical potential as the independent variable. In the experimental case, varying the gate voltage affects not only the chemical potential but the depth of the channel, which profoundly impacts the Seebeck coefficient.

5.2 Thermoelectric Figure of Merit Improvement

Figure 5.2 plots the average normalized thermoelectric figure of merit of the MOSFET devices using diffusion device values for normalization. Figure 5.2a shows the results for the p-type MOSFETs while Figure 5.2b shows the results for the n-type MOSFETs.

In both p-type and n-type MOSFETs, we see an increase in the thermoelectric figure of merit at higher gate voltages compared to bulk silicon, represented by diffusion devices. For p-type MOSFETs, we observe approximately a 12-factor improvement over the bulk silicon value measured on the diffusion devices at 300K. For n-type MOSFETs, we observe approximately an 8-factor improvement over the bulk silicon value measured on the diffusion devices at 300K.

These results give us an enhanced thermoelectric figure of merit of 0.12 and 0.08 for p- and n-type MOSFET devices, respectively, working backward from our normalized values and the bulk thermoelectric figure of merit of silicon: 0.01. While this seems low compared to the values in Table 1.1, we must recall that many of those values were measured at well above room temperature and use materials that are not CMOS-compatible. In Table 5.1, we will focus on comparing our results to other silicon-based or CMOS-compatible devices.

In silicon nanowires, Díez et al.⁴⁵ measured a thermoelectric figure of merit of 0.02 at 300K. Prete et al.⁴⁶ showed thermoelectric values of 0.0033-0.0038 in top-down fabricated silicon-based nanowires at room temperature and above. Zhou et al.⁴⁷ showed figure of merits




Figure 5.2: Plot showing average normalized ZT at 300K of ten (a) p-type MOSFET devices and (b) n-type MOSFET devices with standard error of mean error bars.

Table 5.1: Selected thermoelectric figures of merit in silicon and CMOS-compatible materials recently obtained recently in literature.

Material	Year	Temperature, K	ZT
This Work	2022	300	0.12
Silicon Nanowires ⁴⁵	2020	300	0.02
Silicon-based Nanowires ⁴⁶	2021	300	0.0038
Polysilicon film ⁴⁸	2009	300	0.014

of 0.03 and 0.05 for n- and p-type polysilicon at 373K. Studying polysilicon films for use in CMOS-MEMs thermoelectric power generators, Xie et al.⁴⁸ reports figures of merit for p-

and n-type polysilicon as 0.012 and 0.014, respectively.

This work improves upon the measured values of silicon devices in literature while circumventing many fabrication challenges. While silicon is not an impressive thermoelectric material, and our figure of merit is not competitive with those of materials engineered, we should note again that this method can be used for any CMOS-compatible material. Were these structures replicated in Bi_2Te_3 , which has a room temperature bulk figure of merit of 1, with similar performance enhancement, we would see a figure of merit of 8-12 would.

5.3 Further Improvement via Wafer Thinning

Reducing thermal conductivity would further improve the thermoelectric figure of merit. Because the MOSFETs only confine the system electrically, we do not see the benefits in thermal conductivity. However, we can reduce thermal conductivity by thinning the wafer, as shown in Figure 5.3.

Based on this data, we could achieve over 50-factor improvement for p-type MOSFETs and over 30-factor improvement for n-type MOSFETs, respectively, over the control devices studied.




Figure 5.3: Plot showing average normalized ZT and projected normalized ZT after wafer thinning of (a) p-type MOSFET devices and (b) n-type MOSFET devices. Projected thermal conductivity values are taken from Zhang et al. ¹⁴⁵.

Chapter 6

Conclusion and Future Work

This dissertation discussed the theory behind Seebeck coefficient enhancement using quantum wells. Then, we described the design of complementary metal-oxide-semiconductor (CMOS) metal-oxide-semiconductor field-effect transistors. We designed an experiment to test these devices and demonstrated, for the first time, the enhancement of the Seebeck coefficient of thermoelectric devices through electrical quantum well confinement.

Much of the underlying theory is based on the critical work of Hicks and Dresselhaus^{125–127}. First, we showed that the Seebeck coefficient S has a proportional relationship with the density of states near the Fermi level. Through this relationship, low-dimensional devices, such as the two-dimensional electron and hole gases (2DEGs and 2DHGs, respectively), can enhance the Seebeck coefficient because of the enhanced density of states.

This enhanced density of states is brought on by the quantized energy levels caused by the reduced dimension(s) of the material. These quantized energy levels then prevent electrons from occupying some of the low-level states available in large-dimension materials, forcing them to higher energy states near the Fermi level. The result is an increased density of states and an enhanced Seebeck coefficient.

In this work, rather than pursue physically small devices where quantum confinement would occur, we used electrical isolation to induce quantum confinement and the enhanced

density of states needed to enhance the Seebeck coefficient. For this purpose, we used MOSFETs. Under high-inversion operation, the conducting channel in a MOSFET is small enough to induce the quantum effects required for enhancement, decoupling the Seebeck coefficient, electrical conductivity, and thermal conductivity. Additionally, the fabrication process of these devices is well defined, and devices function reliably over time due to their widespread use in computer chip manufacturing. These are advantages over other systems with physically reduced dimension(s), such as superlattices and nanowires.

The devices used in this study were fabricated with a busFET architecture to overcome the CMOS guideline limitations on MOSFET size and fabricate longer thermoelectric devices. The longer devices allowed a greater temperature differential to be induced across the devices, resulting in a higher and more easily measurable Seebeck voltage.

At the ends of the busFET structure, we placed resistors to induce the temperature differential and measure the temperature. The resistors were designed to be sensitive to temperature at the expense of precision in the absolute resistance value. Since these devices are manufactured according to CMOS guidelines, they are also readily compatible with today's computer chips.

We then characterized devices in temperature resistance calibration (TRC), current-voltage (IV) curve, and thermoelectric measurement tests. The TCR measurements characterized resistors on a per-device basis to overcome any fabrication-induced differences in resistance. The calibration for each resistor allows the temperature measurement locally on the devices for later measurements.

We then measured the device's IV curves at a variety of temperature differentials and gate voltages. We determined the temperature from the resistor measurements and the TCR curves. From the data, we pull the electrical conductivity for each temperature differential and gate voltage to calculate the power factor and thermoelectric figure of merit.

We then measure the Seebeck voltage of the device for the same range of temperature differentials and gate voltages as the IV curves. From this data, we determine the Seebeck coefficient.

The results from these experiments show that thermoelectric performance is enhanced in the MOSFET devices under high inversion, with a 12-factor and 8-factor improvement over bulk silicon in the thermoelectric figure of merit for p-type and n-type FETs, respectively. This increase is caused by the saturation of the Seebeck coefficient to a non-zero value induced using quantum confinement. This saturation allows the power factor to continue to climb as the Seebeck coefficient does not go to zero as the electrical conductivity climbs. This work is the first demonstration of the quantum enhancement of the Seebeck coefficient in an electrically defined channel and lays the foundation for microelectronics-based, chip-scale thermoelectric cooling and energy-scavenging applications.

In addition to this novel approach to increasing the thermoelectric figure of merit with CMOS-compatible devices, this work also lays the foundation for an improved methodology for measuring the thermoelectric performance of on-chip devices. Rather than only reporting the Seebeck coefficient, we reported the thermoelectric figure of merit and all of its constitutive properties by using bulk properties as a baseline and normalizing to control devices with those properties. Through this normalization, we were able to mitigate systemic risk stemming from systemic inaccuracies.

6.1 Summary of Author Contributions

The author designed, set up, automated, and performed all device characterizations. The most consequential impact of the method in this work is using control devices with bulk properties, mitigating the systemic measurement errors that arise. This approach is an improvement over the previous methodology, which used a correction factor in case of such errors. For example, using resistors to measure temperature at the ends of the devices has a level of inaccuracy because the resistors are located some distance from the actual device ends. Where previous methods would estimate the actual temperature, this method normalizes by a control device which will have the same error, removing any guesswork.

The author also established the methods used to measure the thermoelectric properties

of the test devices. These methods are critical to reporting the final device performance. In addition, the author collaborated in the design of the devices studied.

6.2 Future Work

Further improvement to the thermoelectric figure of merit can be made through the reduction of thermal conductivity. Because the MOSFETs only confine the system electrically, we do not see the benefits in thermal conductivity. However, by thinning the wafer used for the MOSFETs, thermal conductivity can be reduced, as shown in Figure 5.3. This data shows over 50-factor and 30-factor improvements for p-type and n-type FETs, respectively, over the control devices studied. Further improvements could be done by heterogeneous integration of Bi_2Te_3 , which has better bulk properties than silicon.

In addition to further work improving the thermoelectric figure of merit, work can also be done on optimizing arrays of these devices for on-chip cooling, temperature regulation, and heat-pump designs. Optimizing such designs will help the technology be realized in real-world applications where it can have an impact.

Bibliography

- [1] D.M. Rowe. *CRC Handbook of Thermoelectrics*. CRC Press, Boca Raton, 2018. ISBN 9780429956676.
- [2] Joshua Martin, Terry Tritt, and Ctirad Uher. High temperature seebeck coefficient metrology. *Journal of Applied Physics*, 108(12):14, 2010.
- [3] J. C. A. Peltier. *Ann. Chim. Phys.*, 56:371, 1834.
- [4] William Thomson. I. account of researches in thermo-electricity. *Proceedings of the Royal Society of London*, (7):49–58, 1856.
- [5] Lars Onsager. Reciprocal relations in irreversible processes. i. *Physical review*, 37(4):405, 1931.
- [6] Herbert B Callen. The application of onsager’s reciprocal relations to thermoelectric, thermomagnetic, and galvanomagnetic effects. *Physical Review*, 73(11):1349, 1948.
- [7] H Bo Go Casimir. On onsager’s principle of microscopic reversibility. *Reviews of Modern Physics*, 17(2-3):343, 1945.
- [8] József Verhás. Onsager’s reciprocal relations and some basic laws. *Journal of Computational and Applied Mechanics*, 5(1):157–163, 2004.
- [9] Lev Davidovich Landau, JS Bell, MJ Kearsley, LP Pitaevskii, EM Lifshitz, and JB Sykes. *Electrodynamics of continuous media*, volume 8. elsevier, 2013.
- [10] Abram Fedorovich Ioffe, LS Stil’Bans, EK Jordanishvili, TS Stavitskaya, A Gelbtuch, and George Vineyard. Semiconductor thermoelements and thermoelectric cooling. *Physics Today*, 12(5):42, 1959.

- [11] HoSung Lee. *Thermal design: heat sinks, thermoelectrics, heat pipes, compact heat exchangers, and solar cells*. John Wiley & Sons, 2022.
- [12] H. Goldsmid. *Thermoelectric Refrigeration*. The International Cryogenics Monograph Series. Springer US, 2013. ISBN 9781489957238. URL <https://books.google.com/books?id=YP8ICAAAQBAJ>.
- [13] Bangzhi Ge, Hyungseok Lee, Lulu Huang, Chongjian Zhou, Zhilei Wei, Bowen Cai, Sung-Pyo Cho, Jing-Feng Li, Guanjun Qiao, Xiaoying Qin, et al. Atomic level defect structure engineering for unusually high average thermoelectric figure of merit in n-type pbse rivalling pbte. *Advanced Science*, page 2203782, 2022.
- [14] Amish Kumar Gautam and Neeraj Khare. Enhanced thermoelectric figure of merit at near room temperature in n-type binary silver telluride nanoparticles. *Journal of Materiomics*, 2022.
- [15] Lin Yang, Daihong Huh, Rui Ning, Vi Rapp, Yuqiang Zeng, Yunzhi Liu, Suchoel Ju, Yi Tao, Yue Jiang, Jihyun Beak, et al. High thermoelectric figure of merit of porous si nanowires from 300 to 700 k. *Nature communications*, 12(1):1–7, 2021.
- [16] Chongjian Zhou, Yong Kyu Lee, Yuan Yu, Sejin Byun, Zhong-Zhen Luo, Hyungseok Lee, Bangzhi Ge, Yea-Lee Lee, Xinqi Chen, Ji Yeong Lee, et al. Polycrystalline snse with a thermoelectric figure of merit greater than the single crystal. *Nature materials*, 20(10):1378–1384, 2021.
- [17] Tong Xing, Chenxi Zhu, Qingfeng Song, Hui Huang, Jie Xiao, Dudi Ren, Moji Shi, Pengfei Qiu, Xun Shi, Fangfang Xu, et al. Ultralow lattice thermal conductivity and superhigh thermoelectric figure-of-merit in (mg, bi) co-doped gete. *Advanced Materials*, 33(17):2008773, 2021.
- [18] Guangsai Yang, Lina Sang, Frank Fei Yun, David RG Mitchell, Gilberto Casillas, Ning Ye, Khay See, Jun Pei, Xungai Wang, Jing-Feng Li, et al. Significant enhancement

- of thermoelectric figure of merit in bisbte-based composites by incorporating carbon microfiber. *Advanced Functional Materials*, 31(15):2008851, 2021.
- [19] Tian Xu, Abubakar-Yakubu Haruna, Zheng Ma, Wang Li, Jinneng Li, Yubo Luo, Dan Zhang, and Junyou Yang. High power factor and thermoelectric figure of merit in sb₂si₂te₆ through synergetic effect of ca doping. *Chemistry of Materials*, 33(20): 8097–8105, 2021.
- [20] Fanchen Meng, Songsong Sun, Jinlong Ma, Charles Chronister, Jian He, and Wu Li. Anisotropic thermoelectric figure-of-merit in mg₃sb₂. *Materials Today Physics*, 13: 100217, 2020.
- [21] Eric Osei-Agyemang, Challen Enninful Adu, and Ganesh Balasubramanian. Ultralow lattice thermal conductivity of chalcogenide perovskite cazrse₃ contributes to high thermoelectric figure of merit. *npj Computational Materials*, 5(1):1–7, 2019.
- [22] Tsutomu Kanno, Hiromasa Tamaki, Hiroki K Sato, Stephen Dongmin Kang, Saneyuki Ohno, Kazuki Imasato, Jimmy Jiahong Kuo, G Jeffrey Snyder, and Yuzuru Miyazaki. Enhancement of average thermoelectric figure of merit by increasing the grain-size of mg₃. 2sb₁. 5bi₀. 49te₀. 01. *Applied Physics Letters*, 112(3):033903, 2018.
- [23] F Serrano-Sánchez, M Gharsallah, NM Nemes, N Biskup, M Varela, JL Martínez, MT Fernández-Díaz, and JA Alonso. Enhanced figure of merit in nanostructured (bi, sb) ₂te₃ with optimized composition, prepared by a straightforward arc-melting procedure. *Scientific reports*, 7(1):1–10, 2017.
- [24] Gangjian Tan, Li-Dong Zhao, and Mercouri G. Kanatzidis. Rationally designing high-performance bulk thermoelectric materials. *Chemical Reviews*, 116(19):12123–12149, 2016. doi: 10.1021/acs.chemrev.6b00255. URL <https://doi.org/10.1021/acs.chemrev.6b00255>. PMID: 27580481.
- [25] S. I. Kim, K. H. Lee, H. A. Mun, H. S. Kim, S. W. Hwang, J. W. Roh, D. J. Yang,

- W. H. Shin, X. S. Li, and Y. H. Lee. Dense dislocation arrays embedded in grain boundaries for high-performance bulk thermoelectrics. *Science*, 348:109, 2015.
- [26] G. Tan, F. Shi, S. Hao, H. Chi, L.-D. Zhao, C. Uher, C. Wolverton, V. P. Dravid, and M. G. Kanatzidis. Codoping in site: Enhancement of thermoelectric performance through synergy of resonance levels and band convergence. *J. Am. Chem. Soc.*, 137: 5100, 2015.
- [27] T. Yamada, H. Yamane, and H. Nagai. A thermoelectric zintl phase $\text{Na}_{2+x}\text{Ga}_2+\text{Sn}_{4-x}$ with disordered Na atoms in helical tunnels. *Adv. Mater.*, 27:4708, 2015.
- [28] D. Wu, L.-D. Zhao, S. Hao, Q. Jiang, F. Zheng, J. W. Doak, H. Wu, H. Chi, Y. Gelbstein, and C. Uher. Origin of the high performance in GeTe-based thermoelectric materials upon Bi_2Te_3 doping. *J. Am. Chem. Soc.*, 136:11412, 2014.
- [29] R. J. Korkosz, T. C. Chasapis, S.-h. Lo, J. W. Doak, Y. J. Kim, C.-I. Wu, E. Hatzikraniotis, T. P. Hogan, D. N. Seidman, and C. Wolverton. High zt in p-type $(\text{PbTe})_{1-2x}(\text{PbSe})_x(\text{PbS})_x$ thermoelectric materials. *J. Am. Chem. Soc.*, 136:3225, 2014.
- [30] L.-D. Zhao, J. He, S. Hao, C.-I. Wu, T. P. Hogan, C. Wolverton, V. P. Dravid, and M. G. Kanatzidis. Raising the thermoelectric performance of p-type pbs with endotaxial nanostructuring and valence-band offset engineering using cds and zns. *J. Am. Chem. Soc.*, 134:16327, 2012.
- [31] L.-D. Zhao, S.-H. Lo, Y. Zhang, H. Sun, G. Tan, C. Uher, C. Wolverton, V. P. Dravid, and M. G. Kanatzidis. Ultralow thermal conductivity and high thermoelectric figure of merit in SnSe crystals. *Nature*, 508:373, 2014.
- [32] Y. He, T. Day, T. Zhang, H. Liu, X. Shi, L. Chen, and G. J. Snyder. High thermoelectric performance in non - toxic earth - abundant copper sulfide. *Adv. Mater.*, 26:3974, 2014.
- [33] Y. Lee, S.-H. Lo, C. Chen, H. Sun, D.-Y. Chung, T. C. Chasapis, C. Uher, V. P. Dravid,

- and M. G. Kanatzidis. Contrasting role of antimony and bismuth dopants on the thermoelectric performance of lead selenide. *Nat. Commun.*, 5:3640, 2014.
- [34] H. Zhao, J. Sui, Z. Tang, Y. Lan, Q. Jie, D. Kraemer, K. McEnaney, A. Guloy, G. Chen, and Z. Ren. High thermoelectric performance of mgagsb-based materials. *Nano Energy*, 7:97, 2014.
- [35] S. Wang, H. Li, R. Lu, G. Zheng, and X. Tang. Metal nanoparticle decorated n-type bi₂te₃-based materials with enhanced thermoelectric performances. *Nanotechnology*, 24:285702, 2013.
- [36] Kanishka Biswas, Jiaqing He, Ivan D. Blum, Chun-I Wu, Timothy P. Hogan, David N. Seidman, Vinayak P. Dravid, and Mercouri G. Kanatzidis. High-performance bulk thermoelectrics with all-scale hierarchical architectures. *Nature*, 489(7416):414–418, Sep 2012. ISSN 1476-4687. doi: 10.1038/nature11439. URL <https://doi.org/10.1038/nature11439>.
- [37] W. Liu, X. Tan, K. Yin, H. Liu, X. Tang, J. Shi, Q. Zhang, and C. Uher. Convergence of conduction bands as a means of enhancing thermoelectric performance of n-type mg₂si_{1-x}sn_x solid solutions. *Phys. Rev. Lett.*, 108:166601, 2012.
- [38] H. Liu, X. Shi, F. Xu, L. Zhang, W. Zhang, L. Chen, Q. Li, C. Uher, T. Day, and G. J. Snyder. Copper ion liquid-like thermoelectrics. *Nat. Mater.*, 11:422, 2012.
- [39] X. Shi, J. Yang, J. R. Salvador, M. Chi, J. Y. Cho, H. Wang, S. Bai, J. Yang, W. Zhang, and L. Chen. Multiple-filled skutterudites: High thermoelectric figure of merit through separately optimizing electrical and thermal transports. *J. Am. Chem. Soc.*, 133:7837, 2011.
- [40] J.-S. Rhyee, K. H. Lee, S. M. Lee, E. Cho, S. I. Kim, E. Lee, Y. S. Kwon, J. H. Shim, and G. Kotliar. Peierls distortion as a route to high thermoelectric performance in in₄se_{3-δ} crystals. *Nature*, 459:965, 2009.

- [41] Bed Poudel, Qing Hao, Yi Ma, Yucheng Lan, Austin Minnich, Bo Yu, Xiao Yan, Dezhi Wang, Andrew Muto, Daryoosh Vashaee, Xiaoyuan Chen, Junming Liu, Mildred S. Dresselhaus, Gang Chen, and Zhifeng Ren. High-thermoelectric performance of nanostructured bismuth antimony telluride bulk alloys. *Science*, 320(5876):634–638, 2008. ISSN 0036-8075. doi: 10.1126/science.1156446. URL <https://science.sciencemag.org/content/320/5876/634>.
- [42] J. P. Heremans, V. Jovovic, E. S. Toberer, A. Saramat, K. Kurosaki, A. Charoenphakdee, S. Yamanaka, and G. J. Snyder. Enhancement of thermoelectric efficiency in pbte by distortion of the electronic density of states. *Science*, 321:554, 2008.
- [43] A. Saramat, G. Svensson, A. E. C. Palmqvist, C. Stiewe, E. Mueller, D. Platzek, S. G. K. Williams, D. M. Rowe, J. D. Bryan, and G. D. Stucky. Large thermoelectric figure of merit at high temperature in czochralski-grown clathrate ba8ga16ge30. *Journal of Applied Physics*, 99(2):023708, 2006. doi: 10.1063/1.2163979. URL <https://doi.org/10.1063/1.2163979>.
- [44] Kuei Fang Hsu, Sim Loo, Fu Guo, Wei Chen, Jeffrey S. Dyck, Ctirad Uher, Tim Hogan, E. K. Polychroniadis, and Mercuri G. Kanatzidis. Cubic agpbmsbte2+m: Bulk thermoelectric materials with high figure of merit. *Science*, 303(5659):818–821, 2004. ISSN 0036-8075. doi: 10.1126/science.1092963. URL <https://science.sciencemag.org/content/303/5659/818>.
- [45] Gerard Gadea Díez, Jose Manuel Sojo Gordillo, Mercè Pacios Pujadó, Marc Salleras, Luis Fonseca, Alex Morata, and Albert Tarancón Rubio. Enhanced thermoelectric figure of merit of individual si nanowires with ultralow contact resistances. *Nano Energy*, 67:104191, 2020.
- [46] Domenic Prete, Elisabetta Dimaggio, Valeria Demontis, Valentina Zannier, Maria Jesus Rodriguez-Douton, Lorenzo Guazzelli, Fabio Beltram, Lucia Sorba, Giovanni Pennelli, and Francesco Rossella. Electrostatic control of the thermoelectric figure of merit in ion-gated nanotransistors. *Advanced Functional Materials*, 31(37):2104175, 2021.

- [47] Huchuan Zhou, P Kropelnicki, JM Tsai, and Chengkuo Lee. Study of the thermoelectric properties of heavily doped poly-si in high temperature. *Procedia Engineering*, 94:18–24, 2014.
- [48] Jin Xie, Chengkuo Lee, Ming-Fang Wang, Youhe Liu, and Hanhua Feng. Characterization of heavily doped polysilicon films for cmos-mems thermoelectric power generators. *Journal of Micromechanics and Microengineering*, 19(12):125029, 2009.
- [49] Song Lv, Zuoqin Qian, Dengyun Hu, Xiaoyuan Li, and Wei He. A comprehensive review of strategies and approaches for enhancing the performance of thermoelectric module. *Energies*, 13(12):3142, 2020.
- [50] Basel I Ismail and Wael H Ahmed. Thermoelectric power generation using waste-heat energy as an alternative green technology. *Recent Patents on Electrical & Electronic Engineering (Formerly Recent Patents on Electrical Engineering)*, 2(1):27–39, 2009.
- [51] Yulou Ouyang, Zhongwei Zhang, Dengfeng Li, Jie Chen, and Gang Zhang. Emerging theory, materials, and screening methods: new opportunities for promoting thermoelectric performance. *Annalen der Physik*, 531(4):1800437, 2019.
- [52] G. Chen. Thermal conductivity and ballistic-phonon transport in the cross-plane direction of superlattices. *Phys. Rev. B*, 57:14958–14973, Jun 1998. doi: 10.1103/PhysRevB.57.14958. URL <https://link.aps.org/doi/10.1103/PhysRevB.57.14958>.
- [53] Min-Seok Kim, Woo-Jin Lee, Ki-Hyun Cho, Jae-Pyoung Ahn, and Yun-Mo Sung. Spinodally decomposed pbse-pbte nanoparticles for high-performance thermoelectrics: enhanced phonon scattering and unusual transport behavior. *ACS nano*, 10(7):7197–7207, 2016.
- [54] Chenguang Fu, Haijun Wu, Yintu Liu, Jiaqing He, Xinbing Zhao, and Tiejun Zhu. Enhancing the figure of merit of heavy-band thermoelectric materials through hierarchical phonon scattering. *Advanced Science*, 3(8):1600035, 2016.

- [55] Alan JH McGaughey and M Kaviany. Quantitative validation of the boltzmann transport equation phonon thermal conductivity model under the single-mode relaxation time approximation. *Physical Review B*, 69(9):094303, 2004.
- [56] H Shi, Kong, cp li, c. uher, j. yang, jr salvador, h. wang, l. chen, and w. zhang. *Appl. Phys. Lett*, 92:182101, 2008.
- [57] Ctirad Uher. Skutterudites: Prospective novel thermoelectrics. In *Semiconductors and semimetals*, volume 69, pages 139–253. Elsevier, 2001.
- [58] XY Zhao, X Shi, LD Chen, WQ Zhang, SQ Bai, YZ Pei, XY Li, and T Goto. Synthesis of yb y co 4 sb 12/ yb 2 o 3 composites and their thermoelectric properties. *Applied physics letters*, 89(9):092121, 2006.
- [59] Jun Ma, Bibek R Parajuli, Marc G Ghossoub, Agustin Mihi, Jyothi Sadhu, Paul V Braun, and Sanjiv Sinha. Coherent phonon-grain boundary scattering in silicon inverse opals. *Nano letters*, 13(2):618–624, 2013.
- [60] Maria N Luckyanova, Jivtresh Garg, Keivan Esfarjani, Adam Jandl, Mayank T Bulsara, Aaron J Schmidt, Austin J Minnich, Shuo Chen, Mildred S Dresselhaus, Zhifeng Ren, et al. Coherent phonon heat conduction in superlattices. *Science*, 338(6109):936–939, 2012.
- [61] Cheng Cen, Maitri P Warusawithana, and Jeremy Levy. Coherent phonon generation and detection in ultrathin srtio3 grown directly on silicon. *Annalen der Physik*, 524(8):429–433, 2012.
- [62] Romain Legrand, Agnès Huynh, Bernard Jusserand, Bernard Perrin, and A Lemaître. Direct measurement of coherent subterahertz acoustic phonons mean free path in gaas. *Physical Review B*, 93(18):184304, 2016.
- [63] Alexandre A Kolomenskii, Sergey N Jerebtsov, Haidong Liu, Hong Zhang, Zuxin Ye, Zhiping Luo, Wenhao Wu, and Hans A Schuessler. Observation of coherent acoustic

- and optical phonons in bismuth nanowires by a femtosecond pump-probe technique. *Journal of Applied Physics*, 104(10):103110, 2008.
- [64] Yaguo Wang, Liang Guo, Xianfan Xu, Jonathan Pierce, and Rama Venkatasubramanian. Origin of coherent phonons in Bi_2Te_3 excited by ultrafast laser pulses. *Physical Review B*, 88(6):064307, 2013.
- [65] Nobuyuki Zen, Tuomas A Puurtinen, Tero J Isotalo, Saumyadip Chaudhuri, and Ilari J Maasilta. Engineering thermal conductance using a two-dimensional phononic crystal. *Nature communications*, 5(1):1–9, 2014.
- [66] Jen-Kan Yu, Slobodan Mitrovic, Douglas Tham, Joseph Varghese, and James R Heath. Reduction of thermal conductivity in phononic nanomesh structures. *Nature nanotechnology*, 5(10):718–721, 2010.
- [67] Patrick E Hopkins, Charles M Reinke, Mehmet F Su, Roy H Olsson III, Eric A Shaner, Zayd C Leseman, Justin R Serrano, Leslie M Phinney, and Ihab El-Kady. Reduction in the thermal conductivity of single crystalline silicon by phononic crystal patterning. *Nano letters*, 11(1):107–112, 2011.
- [68] Jeremie Maire, Roman Anufriev, Ryoto Yanagisawa, Aymeric Ramiere, Sebastian Volz, and Masahiro Nomura. Heat conduction tuning by wave nature of phonons. *Science advances*, 3(8):e1700027, 2017.
- [69] Yaguo Wang, Xianfan Xu, and Rama Venkatasubramanian. Reduction in coherent phonon lifetime in $\text{Bi}_2\text{Te}_3/\text{Sb}_2\text{Te}_3$ superlattices. *Applied Physics Letters*, 93(11):113114, 2008.
- [70] Bruce L Davis and Mahmoud I Hussein. Nanophononic metamaterial: Thermal conductivity reduction by local resonance. *Physical review letters*, 112(5):055505, 2014.
- [71] Holger Kleinke. New bulk materials for thermoelectric power generation: clathrates and complex antimonides. *Chemistry of materials*, 22(3):604–611, 2010.

- [72] PF Qiu, J Yang, RH Liu, X Shi, XY Huang, GJ Snyder, W Zhang, and LD Chen. High-temperature electrical and thermal transport properties of fully filled skutterudites rFe_4Sb_{12} ($r = Ca, Sr, Ba, La, Ce, Pr, Nd, Eu, \text{ and } Yb$). *Journal of Applied Physics*, 109(6):063713, 2011.
- [73] Xun Shi, Shengqiang Bai, Lili Xi, Jiong Yang, Wenqing Zhang, Lidong Chen, and Jihui Yang. Realization of high thermoelectric performance in n-type partially filled skutterudites. *Journal of materials research*, 26(15):1745–1754, 2011.
- [74] H Beyer, J Nurnus, H Böttner, A Lambrecht, E Wagner, and G Bauer. High thermoelectric figure of merit zT in $PbTe$ and Bi_2Te_3 -based superlattices by a reduction of the thermal conductivity. *Physica E: Low-dimensional Systems and Nanostructures*, 13(2-4):965–968, 2002.
- [75] JY Yang, Tatsuhiko Aizawa, A Yamamoto, and T Ohta. Thermoelectric properties of n-type $(Bi_2Se_3)_x(Bi_2Te_3)_{1-x}$ prepared by bulk mechanical alloying and hot pressing. *Journal of alloys and compounds*, 312(1-2):326–330, 2000.
- [76] Hai Li, Gang Lu, Yanlong Wang, Zongyou Yin, Chunxiao Cong, Qiyuan He, Lu Wang, Feng Ding, Ting Yu, and Hua Zhang. Mechanical exfoliation and characterization of single- and few-layer nanosheets of WSe_2 , TaS_2 , and $TaSe_2$. *small*, 9(11):1974–1981, 2013.
- [77] Yucheng Lan, Austin Jerome Minnich, Gang Chen, and Zhifeng Ren. Enhancement of thermoelectric figure-of-merit by a bulk nanostructuring approach. *Advanced Functional Materials*, 20(3):357–376, 2010.
- [78] PW Bridgman. Two new modifications of phosphorus. *Journal of the American chemical society*, 36(7):1344–1363, 1914.
- [79] RIN Greaves and Muriel E Adair. High-vacuum condensation drying of proteins from the frozen state. *Epidemiology & Infection*, 39(4):413–445, 1939.
- [80] Ziyang Lu, Li Ping Tan, Xiaoxu Zhao, Michael Layani, Ting Sun, Shufen Fan, Qingyu Yan, Shlomo Magdassi, and Huey Hoon Hng. Aqueous solution synthesis of (Sb, Bi)

- 2 (te, se) 3 nanocrystals with controllable composition and morphology. *Journal of Materials Chemistry C*, 1(39):6271–6277, 2013.
- [81] Wenjie Xie, Jian He, Hye Jung Kang, Xinfeng Tang, Song Zhu, Mark Laver, Shanyu Wang, John RD Copley, Craig M Brown, Qingjie Zhang, et al. Identifying the specific nanostructures responsible for the high thermoelectric performance of (bi, sb) 2te3 nanocomposites. *Nano letters*, 10(9):3283–3289, 2010.
- [82] Genqiang Zhang, Qingxuan Yu, Wei Wang, and Xiaoguang Li. Nanostructures for thermoelectric applications: synthesis, growth mechanism, and property studies. *Advanced Materials*, 22(17):1959–1962, 2010.
- [83] Van Luan Nguyen and Young Hee Lee. Towards wafer-scale monocrystalline graphene growth and characterization. *Small*, 11(29):3512–3528, 2015.
- [84] Yunzhou Xue, Bin Wu, Qiaoliang Bao, and Yunqi Liu. Controllable synthesis of doped graphene and its applications. *Small*, 10(15):2975–2991, 2014.
- [85] F-f Zhu, W-j Chen, Y Xu, and C-l Gao. D.-d. guan, c.-h. liu, d. qian, s.-c. zhang and j.-f. jia. *Nat. Mater*, 14(10):1020, 2015.
- [86] Wun-gwi Kim and Sankar Nair. Membranes from nanoporous 1d and 2d materials: A review of opportunities, developments, and challenges. *Chemical Engineering Science*, 104:908–924, 2013.
- [87] W Kim. Thermal transport in individual thermoelectric nanowires: a review. *Materials Research Innovations*, 15(6):375–385, 2011.
- [88] Allon I Hochbaum, Renkun Chen, Raul Diaz Delgado, Wenjie Liang, Erik C Garnett, Mark Najarian, Arun Majumdar, and Peidong Yang. Enhanced thermoelectric performance of rough silicon nanowires. *Nature*, 451(7175):163–167, 2008.

- [89] Akram I Boukai, Yuri Bunimovich, Jamil Tahir-Kheli, Jen-Kan Yu, William A Goddard Iii, and James R Heath. Silicon nanowires as efficient thermoelectric materials. *nature*, 451(7175):168–171, 2008.
- [90] Rafael Roldán, Jose A Silva-Guillén, M Pilar López-Sancho, Francisco Guinea, Emanuele Cappelluti, and Pablo Ordejón. Electronic properties of single-layer and multilayer transition metal dichalcogenides mx_2 ($m = mo, w$ and $x = s, se$). *Annalen der Physik*, 526(9-10):347–357, 2014.
- [91] Michele Buscema, Dirk J Groenendijk, Sofya I Blanter, Gary A Steele, Herre SJ Van Der Zant, and Andres Castellanos-Gomez. Fast and broadband photoresponse of few-layer black phosphorus field-effect transistors. *Nano letters*, 14(6):3347–3352, 2014.
- [92] Sathish Chander Dhanabalan, Joice Sophia Ponraj, Zhinan Guo, Shaojuan Li, Qiaoliang Bao, and Han Zhang. Emerging trends in phosphorene fabrication towards next generation devices. *Advanced Science*, 4(6):1600305, 2017.
- [93] E Samuel Reich et al. Phosphorene excites materials scientists. *Nature*, 506(7486):19, 2014.
- [94] Kenji Watanabe, Takashi Taniguchi, and Hisao Kanda. Direct-bandgap properties and evidence for ultraviolet lasing of hexagonal boron nitride single crystal. *Nature materials*, 3(6):404–409, 2004.
- [95] Elisabeth Bianco, Sheneve Butler, Shishi Jiang, Oscar D Restrepo, Wolfgang Windl, and Joshua E Goldberger. Stability and exfoliation of germanane: a germanium graphane analogue. *ACS nano*, 7(5):4414–4421, 2013.
- [96] H Zhou, Y Cai, G Zhang, and YW Zhang. Superior lattice thermal conductance of single-layer borophene. *npj 2d mater*. In *Appl*, volume 1, page 1038, 2017.
- [97] Dengfeng Li, Jia He, Guangqian Ding, QiQi Tang, Yan Ying, Junjie He, Chengyong Zhong, Yi Liu, Chunbao Feng, Qilong Sun, et al. Stretch-driven increase in ultrahigh

- thermal conductance of hydrogenated borophene and dimensionality crossover in phonon transmission. *Advanced Functional Materials*, 28(31):1801685, 2018.
- [98] Dengfeng Li, Jia He, Guangqian Ding, QiQi Tang, Yan Ying, Junjie He, Chengyong Zhong, Yi Liu, Chunbao Feng, Qilong Sun, et al. Borophene: Stretch-driven increase in ultrahigh thermal conductance of hydrogenated borophene and dimensionality crossover in phonon transmission (adv. funct. mater. 31/2018). *Advanced Functional Materials*, 28(31):1870213, 2018.
- [99] Hangbo Zhou, Yongqing Cai, Gang Zhang, and Yong-Wei Zhang. Unusual phonon behavior and ultra-low thermal conductance of monolayer inse. *Nanoscale*, 10(1): 480–487, 2018.
- [100] Baojie Feng, Zijing Ding, Sheng Meng, Yugui Yao, Xiaoyue He, Peng Cheng, Lan Chen, and Kehui Wu. Evidence of silicene in honeycomb structures of silicon on ag (111). *Nano letters*, 12(7):3507–3511, 2012.
- [101] Dimitri D Vaughn, Romesh J Patel, Michael A Hickner, and Raymond E Schaak. Single-crystal colloidal nanosheets of ges and gese. *Journal of the American Chemical Society*, 132(43):15170–15172, 2010.
- [102] Yejun Zhang, Jun Lu, Shuling Shen, Huarui Xu, and Qiangbin Wang. Ultralarge single crystal sns rectangular nanosheets. *Chemical Communications*, 47(18):5226–5228, 2011.
- [103] Li-Dong Zhao, Shih-Han Lo, Yongsheng Zhang, Hui Sun, Gangjian Tan, Ctirad Uher, Christopher Wolverton, Vinayak P Dravid, and Mercouri G Kanatzidis. Ultralow thermal conductivity and high thermoelectric figure of merit in snse crystals. *nature*, 508(7496):373–377, 2014.
- [104] Anh Tuan Duong, Van Quang Nguyen, Ganbat Duvjir, Van Thiet Duong, Suyong Kwon, Jae Yong Song, Jae Ki Lee, Ji Eun Lee, SuDong Park, Taewon Min, et al. Achieving $z_t = 2.2$ with bi-doped n-type snse single crystals. *Nature communications*, 7(1):1–6, 2016.

- [105] Yongqing Cai, Jinghua Lan, Gang Zhang, and Yong-Wei Zhang. Lattice vibrational modes and phonon thermal conductivity of monolayer mos 2. *Physical Review B*, 89(3):035438, 2014.
- [106] Xiangfan Xu, Jie Chen, and Baowen Li. Phonon thermal conduction in novel 2d materials. *Journal of Physics: Condensed Matter*, 28(48):483001, 2016.
- [107] Zhongwei Zhang, Yuee Xie, Yulou Ouyang, and Yuanping Chen. A systematic investigation of thermal conductivities of transition metal dichalcogenides. *International Journal of Heat and Mass Transfer*, 108:417–422, 2017.
- [108] R Mansfield and SA Salam. Electrical properties of molybdenite. *Proceedings of the Physical Society. Section B*, 66(5):377, 1953.
- [109] Michele Buscema, Maria Barkelid, Val Zwiller, Herre SJ van der Zant, Gary A Steele, and Andres Castellanos-Gomez. Large and tunable photothermoelectric effect in single-layer mos2. *Nano letters*, 13(2):358–363, 2013.
- [110] Kedar Hippalgaonkar, Ying Wang, Yu Ye, Diana Y Qiu, Hanyu Zhu, Yuan Wang, Joel Moore, Steven G Louie, and Xiang Zhang. High thermoelectric power factor in two-dimensional crystals of mo s 2. *Physical Review B*, 95(11):115407, 2017.
- [111] Darshana Wickramaratne, Ferdows Zahid, and Roger K Lake. Electronic and thermoelectric properties of few-layer transition metal dichalcogenides. *The Journal of chemical physics*, 140(12):124710, 2014.
- [112] DD Fan, HJ Liu, L Cheng, PH Jiang, J Shi, and XF Tang. Mos2 nanoribbons as promising thermoelectric materials. *Applied physics letters*, 105(13):133113, 2014.
- [113] Swastibrata Bhattacharyya, Tribhuwan Pandey, and Abhishek K Singh. Effect of strain on electronic and thermoelectric properties of few layers to bulk mos2. *Nanotechnology*, 25(46):465701, 2014.

- [114] Gang Zhang and Yong-Wei Zhang. Strain effects on thermoelectric properties of two-dimensional materials. *Mechanics of Materials*, 91:382–398, 2015.
- [115] Wen Huang, Haixia Da, and Gengchiao Liang. Thermoelectric performance of mx₂ (m= mo, w; x= s, se) monolayers. *Journal of Applied Physics*, 113(10):104304, 2013.
- [116] Jin-Wu Jiang and Harold S Park. Negative poisson’s ratio in single-layer black phosphorus. *Nature communications*, 5(1):1–7, 2014.
- [117] AS Rodin, A Carvalho, and AH Castro Neto. Strain-induced gap modification in black phosphorus. *Physical review letters*, 112(17):176801, 2014.
- [118] Gang Zhang and Yong-Wei Zhang. Thermoelectric properties of two-dimensional transition metal dichalcogenides. *Journal of Materials Chemistry C*, 5(31):7684–7698, 2017.
- [119] Guangzhao Qin, Qing-Bo Yan, Zhenzhen Qin, Sheng-Ying Yue, Hui-Juan Cui, Qing-Rong Zheng, and Gang Su. Hinge-like structure induced unusual properties of black phosphorus and new strategies to improve the thermoelectric performance. *Scientific reports*, 4(1):1–11, 2014.
- [120] Qian Zhang, Yimeng Sun, Wei Xu, and Daoben Zhu. Organic thermoelectric materials: Emerging green energy materials converting heat to electricity directly and efficiently. *Advanced Materials*, 26(40):6829–6851, 2014. doi: 10.1002/adma.201305371. URL <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.201305371>.
- [121] Yan Zhao Yani Chen and Ziqi Liang. Solution processed organic thermoelectrics: towards flexible thermoelectric modules. *Royal Society of Chemistry*, 8(19):201–422, 2015. doi: 10.1039/c4ee03297g.
- [122] Kanishka Biswas, Jiaqing He, Guoyu Wang, Shih-Han Lo, Ctirad Uher, Vinayak P. Dravid, and Mercuri G. Kanatzidis. High thermoelectric figure of merit in nanostructured p-type pbte–mte (m = ca, ba). *Energy Environ. Sci.*, 4:4675–4684, 2011. doi: 10.1039/C1EE02297K. URL <http://dx.doi.org/10.1039/C1EE02297K>.

- [123] Sun Jin Kim, Ju Hyung We, and Byung Jin Cho. A wearable thermoelectric generator fabricated on a glass fabric. *Energy Environ. Sci.*, 7:1959–1965, 2014. doi: 10.1039/C4EE00242C. URL <http://dx.doi.org/10.1039/C4EE00242C>.
- [124] Rama Venkatasubramanian, Edward Siivola, Thomas Colpitts, and Brooks O’Quinn. Thin-film thermoelectric devices with high room-temperature figures of merit. *Nature*, 413(6856):597–602, Oct 2001. ISSN 1476-4687. doi: 10.1038/35098012. URL <https://doi.org/10.1038/35098012>.
- [125] L. D. Hicks and M. S. Dresselhaus. Thermoelectric figure of merit of a one-dimensional conductor. *Phys. Rev. B*, 47:16631–16634, Jun 1993. doi: 10.1103/PhysRevB.47.16631. URL <https://link.aps.org/doi/10.1103/PhysRevB.47.16631>.
- [126] L. D. Hicks and M. S. Dresselhaus. Effect of quantum-well structures on the thermoelectric figure of merit. *Phys. Rev. B*, 47:12727–12731, May 1993. doi: 10.1103/PhysRevB.47.12727. URL <https://link.aps.org/doi/10.1103/PhysRevB.47.12727>.
- [127] L. D. Hicks, T. C. Harman, X. Sun, and M. S. Dresselhaus. Experimental study of the effect of quantum-well structures on the thermoelectric figure of merit. *Phys. Rev. B*, 53:R10493–R10496, Apr 1996. doi: 10.1103/PhysRevB.53.R10493. URL <https://link.aps.org/doi/10.1103/PhysRevB.53.R10493>.
- [128] Yu-Ming Lin. *Thermoelectric Properties of $Bi_{1-x}Sb_x$, Nanowires and Lead Salt Superlattice Nanowires*. PhD thesis, Massachusetts Institute of Technology, 2003.
- [129] M. S. Dresselhaus, G. Chen, M. Y. Tang, R. G. Yang, H. Lee, D. Z. Wang, Z. F. Ren, J.-P. Fleurial, and P. Gogna. New directions for low-dimensional thermoelectric materials. *Advanced Materials*, 19(8):1043–1053, 2007. doi: 10.1002/adma.200600527. URL <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.200600527>.
- [130] Jaeyun Moon, Ji-Hun Kim, Zack C.Y. Chen, Jie Xiang, and Renkun Chen. Gate-modulated thermoelectric power factor of hole gas in ge–si core–shell nanowires. *Nano*

- Letters*, 13(3):1196–1202, 2013. doi: 10.1021/nl304619u. URL <https://doi.org/10.1021/nl304619u>. PMID: 23394480.
- [131] Sergej Fust, Anton Faustmann, Damon J. Carrad, Jochen Bissinger, Bernhard Loitsch, Markus Döblinger, Jonathan Becker, Gerhard Abstreiter, Jonathan J. Finley, and Gregor Koblmüller. Quantum-confinement-enhanced thermoelectric properties in modulation-doped gaas–algaas core–shell nanowires. *Advanced Materials*, 32(4):1905458, 2020. doi: <https://doi.org/10.1002/adma.201905458>. URL <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.201905458>.
- [132] Neophytos Neophytou and Hans Kosina. On the interplay between electrical conductivity and seebeck coefficient in ultra-narrow silicon nanowires. *Journal of electronic materials*, 41(6):1305–1311, 2012.
- [133] M Strasser, R Aigner, C Lauterbach, TF Sturm, M Franosch, and G Wachutka. Micromachined cmos thermoelectric generators as on-chip power supply. *Sensors and Actuators A: Physical*, 114(2-3):362–370, 2004.
- [134] Jin Xie, Chengkuo Lee, and Hanhua Feng. Design, fabrication, and characterization of cmos mems-based thermoelectric power generators. *Journal of Microelectromechanical Systems*, 19(2):317–324, 2010.
- [135] Thierno-Moussa Bah, Stanislav Didenko, Di Zhou, Tianqi Zhu, Hafsa Ikkzibane, Stephane Monfray, Thomas Skotnicki, Emmanuel Dubois, and Jean-François Robillard. A cmos compatible thermoelectric device made of crystalline silicon membranes with nanopores. *Nanotechnology*, 33(50):505403, 2022.
- [136] Y Li, K Buddharaju, N Singh, GQ Lo, and SJ Lee. Chip-level thermoelectric power generators based on high-density silicon nanowire array prepared with top-down cmos technology. *IEEE Electron Device Letters*, 32(5):674–676, 2011.
- [137] J.M. Ziman. *Electrons and Phonons: The Theory of Transport Phenomena in Solids*.

International series of monographs on physics. OUP Oxford, 2001. ISBN 9780198507796.
URL <https://books.google.com/books?id=UtEy63pjngsC>.

- [138] Melvin Cutler and N. F. Mott. Observation of anderson localization in an electron gas. *Phys. Rev.*, 181:1336–1340, May 1969. doi: 10.1103/PhysRev.181.1336. URL <https://link.aps.org/doi/10.1103/PhysRev.181.1336>.
- [139] ES Rittner. On the theory of the peltier heat pump. *Journal of Applied Physics*, 30(5): 702–707, 1959.
- [140] N. W. Ashcroft and N. D. Mermin. *Solid State Physics*. Saunders College, Philadelphia, 1976. ISBN 0030839939.
- [141] R Jacob Baker. *CMOS: circuit design, layout, and simulation*. John Wiley & Sons, 2019.
- [142] John R Brews. A charge-sheet model of the mosfet. *Solid-State Electronics*, 21(2): 345–355, 1978.
- [143] Samuel W. Oxandale, Charles Reinke, Suprem Das, and Ihab El-kady. A quantum leap in the cmos semiconductor thermoelectric figure of merit. *Nature Communications Materials*, 2023.
- [144] Glen A Slack. Thermal conductivity of pure and impure silicon, silicon carbide, and diamond. *Journal of Applied physics*, 35(12):3460–3466, 1964.
- [145] Guohe Zhang, Junhua Lai, Yali Su, Binhong Li, Bo Li, Jianhui Bu, and Cheng-Fu Yang. Study on the thermal conductivity characteristics for ultra-thin body fd soi mosfets based on phonon scattering mechanisms. *Materials*, 12(16):2601, 2019.