

/AN INTEGRATED SIMULATION FOR VLSI  
DESIGN ENVIRONMENT/

BY

HOM-MING CHANG

B.S., Chinese Culture University, 1982  
M.S., Pittsburg State University, 1987

-----  
A REPORT

submitted in partial fulfillment of the  
requirements for the degree

MASTER OF SCIENCE

Electrical Engineering and Computer Engineering  
College of Engineering

KANSAS STATE UNIVERSITY  
Manhattan, Kansas

1989

Approved by:

*Andray Rags*

2668  
.R4  
EECE  
1989  
C53  
c. 2



ACKNOWLEDGMENTS

I would like to express my sincere gratitude to Dr. Andrzej Rys for his patience, encouragement, and valuable advice throughout my studies. Without Dr. Rys's guidance, this report would not have had clear direction.

I would also like to thank Dr. Eddie R. Fowler and Dr. Medhat M. Morcos for serving on my advisory committee.

I dedicate this work to my parents Mr. and Mrs. Chao-Chih Chang, who have encouraged me to pursue higher education and have supported me throughout the time I have been at Kansas State University.

## TABLE OF CONTENTS

1.0 Introduction-----	1
2.0 Process Simulation-----	5
2.1 SUPREM: 1-D Process Simulator -----	5
2.2 Process Model -----	7
2.2.1 Ion Implantation -----	7
2.2.2 Thermal Oxidation -----	10
2.2.3 Impurity Redistribution -----	13
3.0 Device Simulation -----	17
3.1 PISCES: 2-D Two Carriers Poisson Solver --	17
3.1.1 Basic Physical description and	
Numerical Algorithm-----	18
3.2 Classification Device Model-----	23
3.3 Model development for Diode-----	26
3.4 An Example of the MOSFET Device in PISCES-	47
4.0 Circuit Simulation-----	52
4.1 SPICE: Circuit Simulator -----	52
4.2 Semiconductor devices in SPICE -----	53
4.3 MOSFET Model -----	55
4.3.1 The MOS Capacitor-----	55
4.3.2 MOS Transistor Model-----	59
4.3.3 Surface Behavior of MOSFET-----	59
4.3.4 Level 1 Model in SPICE-----	65

4.3.5 Equations for Level 2 Model-----	68
4.3.6 Level 2 Model in SPICE-----	69
4.3.7 Gate Capacitance-----	78
4.3.8 Junction Capacitance-----	80
4.3.9 Level 3 Model in SPICE-----	82
4.3.10 Level 4 Model in SPICE-----	84
4.3.11 Table Lookup Model-----	85
4.4 Charge-control Model of Dynamic Operation for SPICE in Transient Analysis-----	87
4.4.1 Quasi-Static Operation-----	87
4.4.2 Non-Quasi-Static Operation-----	90
5.0 An Interface Program between PISCES and SPICE-	91
5.1 Parameter Generation-----	91
5.2 Calculation and Measurement for MOSFET Parameters-----	97
5.2.1 The parameters for Level 1 Model---	97
5.2.2 The parameters for Level 2 Model---	101
5.2.3 The parameters for Level 3 Model---	103
6.0 Conclusion -----	106
References-----	108
Bibliography-----	110
Appendix A-----	111
Appendix B-----	129

## LIST OF FIGURES

Fig. 1. Architecture of integration.-----	3
Fig. 2. Flow for the SUPREM.-----	6
Fig. 3. Profiles of B, As and P with same energy and dose.-----	9
Fig. 4. (a)Linear rate coefficient B/A (b)Parabolic rate coefficient B.-----	12
Fig. 5. Redistributed profiles of As, P, and B.-----	16
Fig. 6. Flow of PISCES.-----	22
Fig. 7. Input file of first stage for diode device.-----	29
Fig. 8. Potential distribution expressed in the mesh.----	30
Fig. 9. Doping profile in the diode device.-----	31
Fig. 10. Input file of second stage for diode.-----	32
Fig. 11. Input file of second stage for diode w/o contact resistor.-----	33
Fig. 12. Input file of third stage for plotting.-----	34
Fig. 13. I-V characteristics with two different contact resistor.-----	35
Fig. 14. The relation between VA1 and V1.-----	36
Fig. 15. Input file for transient analysis.-----	37
Fig. 16. Current change in Transient analysis.-----	38
Fig. 17. Transient analysis with step function voltage.--	39
Fig. 18. Transient analysis with step function voltage	

	for current. -----	40
Fig. 19.	Input file for transient analysis with ramp function voltage. -----	41
Fig. 20.	Transient analysis with ramp function voltage.--	42
Fig. 21.	Transient analysis with ramp function voltage for current.-----	43
Fig. 22.	Input file in AC analysis.-----	44
Fig. 23.	Capacitance in AC analysis.-----	45
Fig. 24.	Conductance in AC analysis.-----	46
Fig. 25.	A input file of MSOFET for PISCES.-----	50
Fig. 26.	I-V characteristics of drain current vs. gate voltage.-----	51
Fig. 27.	Structure of MOSFET.-----	56
Fig. 28.	(a)Small-signal capacitance of an MOS system with p-type silicon. (b)The equivalent circuit for the overall capacitance.-----	60
Fig. 29.	Cross section of MOSFET.-----	63
Fig. 30.	Space charge as a funtion of the surface potential.-----	66
Fig. 31.	(a) Output of level 1 model in SPICE with different KP to simulate the measured data. (b) Output of level 2 model in SPICE.-----	71
Fig. 32.	The definition of VON.-----	73
Fig. 33.	The widths of the depleted regions of source	

and drain.-----	76
Fig. 34. Meyer's model of the capacitance.-----	79
Fig. 35. Architecture of interface program.-----	92
Fig. 36. Biasing condition for PISCES to generate data for interface program.-----	94
Fig. 37. The determination of channel-length modulation coefficient.-----	96
Fig. 38. Setup for measurement in the linear region.-----	98
Fig. 39. The effects of bias VSB between the source and back.-----	100
Fig. 40. Plot of the voltage gain vs. the boron implantation energy.-----	107

## 1.0 INTRODUCTION

As MOSFET devices have been shrunk to the submicron range and a chip contains 100,000 transistors in the very large scale integration (VLSI) technology, trial-and-error methodology to optimize such a complex processes is impractical. Hence computer simulation is a cost effective and time efficient alternative, not only providing an appropriate approximation before fabrication, but also serving as a powerful tool in the development of advanced VLSI technology.

In the design of VLSI processes, a series of sophisticated computer simulation programs from the initial process level to the device level and finally the circuit performance are required [3]. In the last decade, various process, device, and circuit simulators have been developed independently.

The reasons for integration are based on two facts; firstly, Application Specific Integrated Circuits (ASIC) have emerged as a very important IC product in the market[4]. Secondly, process and device tools have been utilized to the extent of circuit simulation since the device features are developed to cope with the demand for more highly integrated circuit like the 4-Mbit dynamic RAM. Although the benefits of simulation can be obtained, the



realization of using simulation programs is not easy in practice. Three major attributes have been identified to use the simulation tools effectively. Firstly, a good understanding of the process, device, and circuit characteristics and models being simulated is very important. Secondly, in order to deal with these sophisticated and large computer program, one must be familiar with the computing environment which includes operation system, file management, programming language in C or FORTRAN so that the simulation programs can be utilized efficiently. Finally, an understanding of the numerical method is needed, either to code the mathematical equations for the modified models which improve the chance of obtaining accurate results or to interpret the results when convergence problems arise. On the basis of the understanding of the above, all problems and pitfalls encountered while working with numerical simulation programs can be traced back and solved.

In this report, an integrated simulation for VLSI design environment is proposed. The idea is to link process simulator, device simulator, and circuit simulator into a comprehensive simulation tool that will improve the design and simulation efficiency by automatic generation of simulation file and automatic determination of device and circuit characteristics.

The architecture of this integration is shown in Fig 1.




FIG. 1. ARCHITETURE OF INTEGRATED SIMULATORS

In the first stage, fabrication process is converted to an input file of SUPREM. The next stage is the device simulator. Device geometry with the doping profile generated by SUPREM is used to simulate the two dimensional device characteristics. The output of PISCES is carrier distribution, impurity distribution, internal electric field, electrostatic potential, mobility, and internal current distribution. Then, the interface program is used to generate parameters for SPICE. Finally, based on the parameters generated from interface program and specified by user, circuit performance is simulated. Results of the SPICE, PISCES, and SUPREM are stored in the common data base where they are employed by post processor to print and plot the data.

In this report, most of the capitalized variables are the parameters of SPICE which are listed in appendix B.

## 2.0 PROCESS SIMULATION

The primary purpose of process simulation is to obtain impurity profiles in silicon which can be used in device simulation program to theoretically predict the current-voltage characteristics of the fabricated devices.

Both one- and two-dimensional process simulation programs have been developed. While the one-dimensional programs are well developed, two-dimensional effects are becoming increasingly important as device structures are scaled down and lateral interaction between device regions becomes more critical.

### 2.1 SUPREM: 1-D Process Simulator

SUPREM stands for Stanford University PProcess Engineering Modeling program. The program input for SUPREM is a description of the processing schedule, specifying a sequence of times, temperatures, ambient and other parameters for diffusion, oxidation, ion implantation, deposition, and etching. The output is a one-dimensional impurity concentration profile in the vertical direction for the regions of the silicon and some other layers, such as silicon dioxide and polysilicon. The block flow diagram for the SUPREM program, shown in Fig. 2, indicates that the process steps can be simulated either individually or sequentially,




FIG. 2. FLOW FOR THE SUPREM

with the dopant profile predicted after one operation and used as the input for the next operation. The input file resembles an actual process runsheet and consists of free format statements. TITLE, GRID, and SUBSTRATE cards are always the first three cards that must appear at the beginning for array and parameter initialization. After impurities are introduced, ion implantation, oxidation, etching, deposition, impurity predeposition, and epitaxial growth are treated. The output of the program consists of the one-dimensional profiles of all the dopants present in the silicon and silicon dioxide material.

## **2.2 Process Models**

Although the fabrication step simulation is based on several process models in SUPREM, only three models for technology steps which have been used most often and bring out accurate results are presented in this section.

### **2.2.1 Ion Implantation**

Ion implantation provides a highly controlled technology for introduction of the dopants into semiconductor. The simplest description of an ion implantation in silicon dioxide is a symmetric Gaussian curve with the two variables, the projected range  $R_p$  and standard deviation  $RHO$ . However, the actual distributions of many ions, such as boron,

arsenic, and phosphorus, are found to be asymmetrical. Higher order moments, therefore, must be used to construct range distributions which are better fitted by two half-Gaussian profiles, each with different deviation,  $RHO1$  and  $RHO2$ , joined together at a modal range  $Rm$ . For the joint half-Gaussian distribution, the two sides are given by

$$(2.1) \quad C_1(y) = C_p \cdot \exp[-(y-Rm)^2 / (2 \cdot RHO1^2)]$$

$$(2.2) \quad C_2(y) = C_p \cdot \exp[-(y-Rm)^2 / (2 \cdot RHO2^2)]$$

where  $C_p$  is the peak concentration. SUPREM can obtain the three parameters from table lookup and interpolation. An implanted boron profiles in amorphous silicon before annealing has been shown by W. K. Hofker who has experimentally determined the fourth moment to modify Pearson-type IV distribution. Therefore, an exponentially long tail due to channeling can be modeled. The above implantation model is valid only for pre-anneal data, since enhanced diffusion of implanted species occurs during any, including a rapid, thermal annealing. The details of how to model thermally annealed boron profiles in silicon are described in Reference [5]. Fig. 3 shows different characteristics of arsenic, phosphorus and boron impurities implanted with the same energy and dose. Since boron is the lightest atom among them, the implantation peak is located at the deepest position.




Fig. 3. Profiles of B, As and P with same energy and dose[11].



### 2.2.2 Thermal Oxidation

The thermal oxidation process by which silicon dioxide is formed on silicon constitutes a major step in the fabrication of silicon devices. It is a direct reaction between atoms of silicon near the surface of the wafer and oxygen supplied in a high-temperature furnace. The high quality of the interface between silicon and thermally grown silicon dioxide is fundamental to the successful production of MOSFET technology. Three oxidant fluxes involved in the oxidation process are

$$(2.3) \quad F_1 = h \cdot (C_1 - C_0)$$

$$(2.4) \quad F_2 = D_{\text{eff}} \cdot (C_0 - C_2) / X_0$$

$$(2.5) \quad F_3 = k \cdot C_2$$

where  $F_1$  is the transport flux from gas ambient to the gas-oxide surface;  $h$  is gas transport coefficient. The transport flux  $F_1$  is proportional to the difference between equilibrium concentration of oxygen in the oxide,  $C_0$ , and concentration at the oxide surface,  $C_1$ .  $F_2$  is a diffusion flux inside the oxide layer;  $D_{\text{eff}}$  is the effective diffusion coefficient;  $C_2$  is the concentration at the interface between silicon and oxide;  $X_0$  is the thickness of the oxide layer already present.  $F_3$  is a reaction flux at the silicon/oxide interface, and  $k$  is the surface reaction coefficient for

oxidation.

The linear-parabolic oxide-growth model in SUPREM assumes steady-state oxidant diffusion which implies that the three fluxes are equal.

$$(2.6) \quad F_1 = F_2 = F_3 = F$$

The oxide growth rate is directly proportional to the flux as


$$(2.7) \quad dX_0/dt = f/N_1 = (k \cdot C_2/N_1) / (1 + k/h + k \cdot X_0/D_{eff})$$

where  $N_1$  is the number of oxidant molecules incorporated in a unit volume per unit time of the oxide layer. When integrated, Eq(2.7) lead to the well-known linear-parabolic growth relationship but only if an initial oxide thickness  $X_1$  is specified prior to the oxidation step under consideration


$$(2.8) \quad (X_0^2 - X_1^2)/B + (X_0 - X_1)/(B/A) = t$$

where  $B$  is called the parabolic rate constant and  $B/A$  the linear rate constant. Under relatively low dopant concentration conditions,  $B$  and  $B/A$  depend only on silicon crystal orientation, oxidizing ambient and temperature. Behaviors of the two rate are stored in SUPREM as constants with default values and are shown in Fig 4.

Using high surface impurity concentration, more silicon vacancies are created, and the rate constants are,



(a)



(b)

Fig. 4. (a) Linear rate coefficient  $B/A$  (b) Parabolic rate coefficient  $B[12]$ .

consequently, enhanced. Since the impurity concentration at the silicon-oxide interface changes due to diffusion and segregation during oxidation, enhanced values are calculated at each time step in SUPREM. It is known that the growth rate is enhanced as much as a factor of 10 for oxide thinner than 20 nm in a dry oxygen condition. This fast oxidation phenomenon has attracted great deal of attention recently because the gate oxide in the present VLSI process is grown within the thin oxide regime. SUPREM III has an empirical factor incorporated in the linear-parabolic model

$$(2.9) \quad dX_0/dt = B/(X_0+A) + K \cdot \exp(-X_0/L)$$

where the decay length  $L$  is approximately independent of temperature and  $K$  is a singly activated function of temperature with an activation energy of 2.35 eV for  $\langle 111 \rangle$  orientation and 1.8 eV for  $\langle 100 \rangle$  silicon.

### 2.2.3 Impurity Redistribution

Impurity diffusion in silicon during high-temperature processing steps can be described by the complete continuity equation

$$(2.10) \quad dC/dt = d/dx(D \cdot dC/dx) + (-q)/(kT) \cdot d/dx(D \cdot C_i \cdot dP_B/dx)$$

where  $D$  is the diffusivity, and  $C$  and  $C_i$  are the total and electrically charged impurity concentrations, respectively;

PB is the bulk junction potential which is expressed as below:

$$(2.11) \quad PB = (kT/q) * \ln(n/n_i)$$

where  $n$  and  $n_i$  are the extrinsic and intrinsic carrier concentrations, respectively. The first term in the continuity equation represents classical concentration gradient-driven diffusion, including non-constant diffusivity. The second term incorporates the electrostatic field-driven flux.

SUPREM utilizes models based on vacancy diffusion mechanisms under non-oxidizing conditions. The intrinsic diffusivity of an ionized impurity species is the sum of the diffusivities resulting from neutral vacancies with an opposite charge. There are four charge states for vacancies: double negative (=), single negative (-), neutral (x), and positive (+). Thus, the effective diffusivity under non-oxidizing conditions is

$$(2.12) \quad DN = D_i^x + D_i^- [V^-] + D_i^- [V^=] + D_i^+ [V^+]$$

where  $[V^-]$ ,  $[V^=]$ ,  $[V^+]$  refer to the atom fractions of these species under extrinsic conditions divide those under intrinsic condition. A boron atom as an acceptor is negatively charged in the silicon lattice and it diffuses primarily with  $V^+$  and  $V^x$  vacancies. Thus the boron

diffusivity is

$$(2.13) \quad DN(B) = D_i^{X+} D_i^+(p/ni)$$

The diffusion coefficients for boron and other impurities are given as default values in SUPREM. Arsenic as a donor appears to diffuse with  $V^X$  and  $V^-$  vacancies and its diffusivity is

$$(2.14) \quad DN(As) = D_i^{X+} D_i^-(n/ni)$$

The bandgap narrowing effect due to lattice-misfit strain is also introduced in SUPREM, which causes the diffusivity to decrease in the heavily doped region that density is greater than  $5 \times 10^{20} \text{ cm}^{-3}$ . Fig. 5 shows redistribution profiles of three implanted dopants, given in Fig. 3, where the impurities were diffused separately at the same temperature and time (100°C and 30 min).




Fig. 5. Redistributed profiles of As, P, and B[11].

### 3.0 DEVICE SIMULATION

#### 3.1 PISCES-II: 2-D 2-carrier Poisson Solver

The increased complexity of the device structure is necessary for optimization of the device performance, such as minimizing the drain-induced barrier-lowering effects, enhancing the device reliability, or reducing the electric field at the drain of the MOSFET. Therefore, in the development of VLSI MOS technology, it is essential to be able to simulate the electrical characteristics of devices which have complicated structures. The PISCES program provides this capability.

PISCES-II is a two-dimensional, two-carrier semiconductor device modeling program which simulates the electrical behavior of devices under either steady-state or transient conditions. It accepts data from the SUPREM, which provides high accuracy in the impurity definition, essential for submicron device simulations.

The PISCES program can simulate device structures such as MOSFET, JFET, MESFET, and other non-planar insulator-semiconductor structures such as the trench isolation structure. The program can extract device parameters such as the threshold voltage, subthreshold slope, punchthrough voltage, body effects, and electrode capacitance. The program



supports non-uniform triangular grids which can be specified through input card or by using an interactive grid generation pre-processor (IGGI). Further, PISCES itself can refine the specified grid during the solution process. A menu-driven post-processor is available as well for plotting solution data.

### 3.1.2 Basic Physical Description and Numerical Algorithm

To cover the whole range of the field-effect transistor operation, PISCES solves the Poisson equation and carriers continuity equations for the electric potential and carriers concentrations. The Poisson equation is

$$(3.1) \quad \nabla \text{PSI} = -(q/\text{EPSILON})(p-n + \text{ND}^+ - \text{NA}^-) - \text{RHOF}/\text{EPSILON}$$

and the continuity equations for electrons and holes

$$(3.2) \quad \partial n / \partial t = (\nabla J) / q + G_n - R_n$$

$$(3.3) \quad \partial p / \partial t = (\nabla J) / q + G_p - R_p$$

where PSI is the electrostatic potential and EPSILON is the semiconductor dielectric permittivity;  $\text{ND}^+$  and  $\text{NA}^-$  are ionized donor and acceptor concentrations, respectively; RHOF is a fixed space charge density which may be present in insulating material; n and p are electron and hole concentrations, respectively. Though the Fermi-Dirac statistics should be used in the semiconductor, the Maxwell-

Boltzmann statistics is employed instead, because it is simple and still a good approximation. Then, electron and hole density can be expressed by

$$(3.4) \quad n = N_C \cdot \exp[(E_{fn} - E_c)/K] = n_i \cdot \exp[q \cdot (\psi - \phi_{In}) / (k \cdot T)]$$

$$(3.5) \quad p = N_V \cdot \exp[(E_v - E_{fp})/K] = n_i \cdot \exp[q \cdot (\phi_{Ip} - \psi) / (k \cdot T)]$$

where  $n_i$  is the intrinsic carrier density;  $T$  is the absolute temperature, and  $k$  is the Boltzmann constant;  $\phi_{In}$  and  $\phi_{Ip}$  are the quasi-Fermi potentials of electrons and holes, respectively.

From Boltzmann transport theory,  $J_n$  and  $J_p$  can be written as function of electrostatic potential and the quasi-Fermi levels for electrons and holes

$$(3.6) \quad J_n = -q \cdot U_n \cdot n \cdot \nabla \phi_{In}$$

$$(3.7) \quad J_p = -q \cdot U_p \cdot p \cdot \nabla \phi_{Ip}$$

Alternatively,  $J_n$  and  $J_p$  can be written as function of  $\psi$ ,  $n$ , and  $p$ , consisting of drift and diffusion components:

$$(3.8) \quad J_n = q \cdot U_n \cdot E_n \cdot n + q \cdot D_n \cdot \nabla n$$

$$(3.9) \quad J_p = q \cdot U_p \cdot E_p \cdot p + q \cdot D_p \cdot \nabla p$$

Where  $U_n$  and  $U_p$  are the electron and hole mobilities;  $D_n$  and  $D_p$  are electron and hole diffusivities;  $E_n = E_p = E = - \nabla \psi$

by neglecting the effects of band-gap narrowing and assuming Boltzmann carrier statistics.

Basically, the Poisson equation is solved numerically using a five point finite-difference approximation. The grid structure used by PISCES-II is rectangular in first stage and has nonuniform spacing both in the horizontal and the vertical directions. The grid spacings can be defined to be small in regions where the potential changes rapidly, such as the regions near the source, the drain, and also near the surface. A maximum of 120 grids are allowed for the horizontal as well as the vertical coordinates. A user can specify total number of grids, the minimum spacing and geometrical ratio for both x and y directions. PISCES-II has two basic numerical solution techniques: the Gummel method and the full Newton method (sparse direct LU decomposition). The Gummel method is preferred for zero/reverse bias and low-level injection simulation, while the full Newton method is good for high-level injection as well as MOSFET saturation conditions.

In Newton's method, all the variables  $\Psi$ ,  $n$ , and  $p$  are solved for the roots of each single equation by Newton-Raphson method which is an iterative scheme to approximate the root by using successive tangents. An initial guess will be given for the unknowns at each node ( $\Psi_{i0}$ ,  $n_0$ ,  $p_0$ ), and

then the new update value will be calculated by solving the linear system which is formed by the derivative of the matrix called Jacobian matrix. This matrix can be solved by Gaussian elimination that is by far the most stable method. But Newton's method takes time and memory for two carriers simulations, for low current solutions the gummel method offers an attractive alternative to inverting the full Jacobian.

The flow of PISCES-II is shown in Fig.6. The example of pn diode and MOSFET for PISCES will be presented in Sections 3.3 and 3.4.




FIG. 6. FLOW OF THE PISCES

### 3.2 Classification of Device Modeling

A model describes the behavior of a device in a circuit simulation program. Ideally, it would be convenient to have only one model which can fit all the needs. However, different applications call for different requirements of device models. Basically, there are two classes of device models to serve different applications: first, compact models, which use the method of Gummel-Poon or Ebers-Moll, are based on closed form solution to approximate device equation for representing device in circuit simulation. The corresponding requirements for these models are accuracy, simplicity to save computing time, understandability, and minimal number of model parameters having direct visual effect on device characteristics. Second class is the theoretical models which use a numerical method, either finite difference or finite element, to solve nonlinear semiconductor equations including Poisson's equation, current density equations for holes and elections, and continuity equations for holes and electrons. This class of models is based on the fundamentals of solid-state physics for predicting electrical behavior of new devices. The corresponding requirements for these models are completely theoretical basis and understanding for the interpretation of device physics.

Process technology of integrated circuits has been improved to fabricate submicron device which encounter a variety of physical effects. Since a theoretical model becomes difficult to manipulate and a compact model results in a loss of predictive capabilities. A compromise is made in developing model, which is a combination of physics based and empirical equations, for circuit simulation.

The device model for circuit simulation computes the terminal currents and charges of the device as a function of the terminal voltages. The terminal currents and charges should be continuous functions of terminal voltages for Newton-Raphson iterations to converge. The Newton-Raphson technique requires the computation of the first derivatives which are usually difficult to obtain analytically. Hence, numerical derivative using either finite difference or finite element method is employed, but this increases the model computation time.

Comparing to device equations, terminal capacitance equations are easy to manage, but it is necessary to formulate the charge equations if the charge conservation is desired.

During model development, it is important to keep in mind the modeling paradox. Although more complex models can potentially represent the device characteristics more

accurately, it is more difficult to extract all the parameters for such complex models. Therefore, if the model parameters are not specified properly, the device characteristics will not be reproduced accurately.



### 3.3 Diode Model Development

The analysis and design of integrated circuits depends heavily on the use of suitable models for integrated circuit components. In order to use models properly, the knowledge of how the models have been developed becomes important and desirable. In this section, a pn diode will be discussed by using PISCES.

In this example, a basic simulation procedure is illustrated. There are usually three separate activities in a PISCES simulation. First, a grid is created for equilibrium potential distributions which are based on the geometry of the device structure and the doping. Second, solutions are obtained for various bias points using the grid which is generated by first step, with optional grid refinement dependent on the solution. Finally, solutions are analyzed and plotted. The three phases are usually maintained in separate input decks. An interactive grid generation preprocessor (IGGI) can be involved at the first stage, and the plotting post-processor is of use for solution analysis.

Figure 7 is an input file for PISCES to generate and plot the mesh for the diode example. Fig.8 shows a potential distribution for a cross section of the diode. The doping profile is plotted versus distance into the device shown in Fig. 9. In Fig. 10 the input file of the second stage is

shown, in which a new file will be opened to save the calculated data into I-V or AC file. Fig. 11 shows a value of contact resistor in CONTACT card and that value is the only difference from the previous input file. In Figs. 10 and 11 the MODEL card specifies Shockley-Read-Hall and Auger recombination. It also specifies the concentration dependent mobility from table look-up and a lateral field-dependent model which has implemented for Si and GaAs. Fig. 12 is the input file for stage 3. LOAD card is used to load I-V information from the log files generated in the second stage. The output files have been written in ASCII code rather than the default (binary) by using ascii parameter in the PLOT.ID card. Fig. 13 shows I-V curves with the different contact resistors. Owing to the lumped resistance, actual contact bias may differ from the applied bias which can be seen in Fig. 14. In Fig. 15 the input file for transient analysis with step function voltage is given. Plots are shown in Fig. 16, 17, and 18. Transient analysis with ramp function voltage are shown in Fig. 19 to Fig. 21. The input file for AC analysis is represented in Fig. 22. The capacitance and conductance of the pn diode are analyzed in Figs. 23 and 24, respectively. Fig. 23 shows the diode capacitive effects on the reverse- and forward-biased pn junction. There exists a region depleted of carriers in the reverse bias pn junction

in which a parallel plate capacitor is formed. When the reverse voltage increases, the depleted region enlarges and the capacitance reduces. When the junction is forward-biased, the large number of minority carriers injected causes a much greater charge storage effect, which is known as diffusion capacitance. But when the forward-biased voltage is greater than the built-in potential barrier, the current will flow through the diode and then the capacitance is too small to be measured.

```

Title pn diode
$ Generate and plot the mesh for the diode example
$ There are two kinds of plot device available in this
$ version: tek4107 and hp2600 series plotter.
option plotdev=tek4107
$ The mesh card either initiates the mesh generation phase
$ or reads a previously generated mesh.
mesh rect nx=60 ny=3 outf=pn.msh
$ The x.m and y.m cards specify the location of lines (l)
$ of nodes (n) in a rectangular mesh. The location is
$ interpreted in microns. Since the junction is at 1.0
$ micron specified by the DOPING card, the ratio 0.8 is
$ selected to set the space grid lines closely around
$ the junction.
x.m n=1 l=0 r=1
x.m n=20 l=1 r=0.8
x.m n=60 l=5 r=1.07
y.m n=1 l=0 r=1
y.m n=3 l=1 r=1
$ The region card defines the location of materials in a
$ rectangular mesh.
region num=1 ix.l=1 ix.h=60 iy.l=1 iy.h=3 silicon
$ The electrode card specifies the location of electrodes in
$ in a rectangular mesh.
elec num=1 ix.l=1 ix.h=1 iy.l=1 iy.h=3
elec num=2 ix.l=60 ix.h=60 iy.l=1 iy.h=3
$ The doping card dopes selected regions of the device.
doping reg=1 n.type conc=1e15 uniform
$ JUNC is the location of the junction (um).
doping reg=1 p.type conc=1e19 x.r=0 y.top=0 y.bot=1
+ junc=1.0 ratio=1 gauss
$ Plot.2d does not work for us so far.
plot.2 bound no.tic no.fill grid outf=pn1.grid
$ The plot.1d card plots a specific quantity along a line
$ segment through the device (mode A), or plots an I-V curve
$ of data (mode B).
plot.1 log dop abs a.x=0 b.x=5 b.y=0.5 a.y=0.5 points ascii
+ outf=dopl.asc
$ End card.
end

```

Fig. 7. Input file of first stage for diode device.




Fig. 8. Potential distribution expressed in the mesh.




Fig. 9. Doping profile in the diode device.

```

title pn diode
$ Steady-state forward bias analysis (w/ contact resistor)

option plotdev=tek4107
$ Load the potential distribution generated in the first
$ stage.
mesh in=pn.msh
$ It has a lumped resistance 10e+5 ohm/um.
contac num=1 resis=1e5
$ SYMB card performs a symbolic factorization in preparation
$ for LU decomposition using Newton method in this case.
symb newton carr=2
$ METHOD provide parameters used to determine the
$ convergence of solution method using automated
$ Newton-Richardson in this case.
method rhsnorm xnorm autonr
models temp=300 srh auger conmob fldmob print
$
$ SOLVE card instructs PISCES to perform a solution for one
$ or more specified bias points.
solve init ascii outf=pn2a0-r.asc
$ Any I-V and AC data subsequent to the card will be saved.
log outf=IV-r.log
solve vstep=0.1 nsteps=10 elect=1
solve vstep=0.2 nsteps=4 elect=1
solve vl=2 ascii outf=pn2a2-r.asc
$
end

```

Fig. 10. Input file of second stage for diode device.

```

title pn diode
$ Steady-state forward bias (w/o resistor)

mesh    in=pn.msh
$ If the CONTACT card is not specified, the lumped
$ resistance is zero.
symb    newton carr=2
method  rhsnorm xnorm autonr
models  temp=300 srh auger conmob fldmob print
$
solve   init ascii outf=pn2a0-nr.asc
log     outf=IV-nr.log
solve   vstep=0.1 nsteps=10 elect=1
solve   vstep=0.2 nsteps=4 elect=1
solve   v1=2 ascii outf=pn2a2-nr.asc
$
end

```

Fig. 11. Input file of second stage for diode without contact resistor.



```
Title Plot file
$ Plot figures 13 and 14.

mesh inf=pn.msh
$
$ FIGURE 13
$option asave=fig3b.sav
$ Load the I-V data generated in second stage.
plot.1d inf=IV-nr.log x.ax=val y.ax=i1 log abs points  ascii
+      outf=pn4.asc
plot.1d inf=IV-r.log  x.ax=val y.ax=i1 log abs points  ascii
+      outf=pn4r.asc

$ FIGURE 14
plot.1d inf=IV-r.log  x.ax=val y.ax=v1 points  min=0  ascii
+      outf=pn4v.asc
end
```

Fig. 12. Input file of third stage for plot.




Fig. 13. I-V characteristics with two different contact resistance.




Fig. 14. The relation between VA1 and V1.

```

title pn diode
$ Transient analysis - voltage step

mesh      in=pn.msh
contac    num=1 resis=1e5
symb      newton carr=2
method    rhsnorm xnorm autonr
models    temp=300 srh auger conmob fldmob print
$
$ Load the file generated in the second stage.
load      inf=pn2a2-r.slv
log        outf=IV-step.log
solve
solve     v1=-2 tstep=10e-12 tstop=100e-9

$ FIGURE 16
plot.1d   x.ax=time   y.ax=i1    x.max=10e-9   points   ascii
+         outf=fig6a.asc
$ FIGURE 17
plot.1d   x.ax=time   y.ax=v1    x.max=10e-9   points   ascii
+         outf=fig6b1.asc
plot.1d   x.ax=time   y.ax=v1    x.max=10e-9   points   ascii
+         outf=fig6b2.asc
$ FIGURE 18
$ Integration can be performed in the PLOT.1D card.
plot.1d   x.ax=time   y.ax=i1    x.max=10e-9   points   integral   ascii
+         outf=fig6c.asc
$
end

```

Fig. 15. Input file for transient analysis.




Fig. 18. Current change in Transient analysis




Fig. 17. Transient analysis with step function voltage.




Fig. 18 Transient analysis wire step function c t o g e

```

title pn diode
$ Transient analysis - voltage ramp

mesh      in=pn.msh
contac    num=1 resis=1e5
symb      newton carr=2
method    rhsnorm xnorm autonr
models    temp=300 srh auger conmob fldmob print
$
load      inf=pn2a2-r.slv
log       outf=IV-ramp.log
solve
$ Endramp specifies the exact end of the ramp in the running
$ time. It starts at t=t0 and ends at t=endramp.
solve    v1=-2 tstep=10e-12 tstop=10e-8 endramp=2.5e-9
$
option plotdev=tek4107
$ FIGURE 20
plot.ld   x.ax=time   y.ax=i1    x.max=10e-9   points   ascii
+         outf=fig8b.asc
$ FIGURE 21
plot.ld   x.ax=time   y.ax=v1    x.max=10e-9   points   ascii
+         outf=fig8c1.asc
plot.ld   x.ax=time   y.ax=v1    x.max=10e-9   points   ascii
+         outf=fig8c2.asc
$
end

```

Fig. 19. Input file for transient analysis with ramp function voltage.






Fig. 20. Transient analysis with ramp function storage.




Fig. 21. Transient analysis with ramp function .crtsg

```

title pn diode
$ AC analysis

mesh      in=pn.msh
symb      newton carr=2
method    rhsnorm xnorm autonr
models    temp=300 srh auger conmob fldmob print
$ Load   the file generated in the second stagte.
load      inf=pn2a0-r.slv
log       acfile=AC.log
solve     local vl=-3 ac freq=1e3
solve     vstep=0.25 nsteps=12 elect=1 ac freq=1e3
solve     vstep=0.1  nsteps= 5 elect=1 ac freq=1e3

option    plotdev=tek4107
$ FIGURE 23
plot.1d x.ax=v1 y.ax=c12 points ascii   outf=fig9b.asc
$ FIGURE 24
plot.1d x.ax=v1 y.ax=g12 log abs points ascii outf=fig9c.asc
$
end

```

Fig. 22. Input file for AC analysis




Fig. 23. Capacitance in AC analysis.




Fig. 24. Conductance in AC analysis.

### 3.4 An Example of the MOSFET Device in PISCES

A brief introduction of the MOSFET input file is presented. Fig. 25 shows input deck of PISCES which is automatically generated by MOSMESH program. The structure and doping information of the MOSFET for the MOSMESH are listed as follows:

```
lateral diffusion constant = 0.8
poly gate width = 2 um
spacer thickness = 2 um
poly metal spacing = 2 um
substrate doping = 1e15
gate oxide thickness = 250 ang
channel threshold adjust
    type doping = P
    peak doping concentration = 1e16
    peak doping location = 0.1
    dose = 2e12
lightly doped drain
    type doping = N
    peak doping concentration = 1e18
    peak doping location = 0
    junction depth = 0.25 um
drain doping
    type doping = N
```

```
peak doping concentration = 1e20
peak doping location = 0
junction depth = 0.1 um
maximum drain substrate reverse bias = 0.1
maximum source substrate reverse bias = 0
drain voltage = 0.1
starting gate voltage = -1.0
sweep gate voltage = 2.0
gate bias increment = 0.1
```

After the above values are entered for the MOSMESH, an output file which can be the input file for PISCES is produced. Fig. 26 shows the IV characteristics of this MOSFET.

title MOSMESH automatic mesh - Version 8822

\$starting mesh card

mesh nx=45 ny=22 rect outf=nmesh

\$x mesh locations

x.mesh node=1 location=-3.1 rat=1  
x.mesh node=2 location=-3 rat=1  
x.mesh node=8 location=-1.59265 rat=1.25  
x.mesh node=9 location=-1.37133 rat=1.25  
x.mesh node=10 location=-1.15 rat=0.8  
x.mesh node=11 location=-1 rat=0.8  
x.mesh node=13 location=-0.72 rat=0.64  
x.mesh node=33 location=0.72 rat=1  
x.mesh node=35 location=1 rat=1.33  
x.mesh node=36 location=1.15 rat=2.51  
x.mesh node=37 location=1.37133 rat=1.25  
x.mesh node=38 location=1.59265 rat=0.8  
x.mesh node=44 location=3 rat=0.8  
x.mesh node=45 location=3.1 rat=1

\$y mesh locations

y.mesh node=1 location=-0.025 rat=1  
y.mesh node=3 location=0 rat=0.8  
y.mesh node=4 location=0.01 rat=1  
y.mesh node=14 location=0.35 rat=1.24  
y.mesh node=19 location=1.05896 rat=1.25  
y.mesh node=22 location=2 rat=1.25

\$eliminate some nodes that aren't needed

elim y.dir ix.l=11 ix.h=35 iy.l=5 iy.h=22  
elim y.dir ix.l=1 ix.h=45 iy.l=14 iy.h=22

\$region definitions

region num=1 ix.l=1 ix.h=45 iy.l=1 iy.h=3 oxide  
region num=2 ix.l=1 ix.h=45 iy.l=3 iy.h=22 silicon

\$Gate = 1 Source = 2 Drain = 3 Bulk = 4  
electrode num=1 ix.l=11 ix.h=35 iy.l=1 iy.h=1  
electrode num=2 ix.l=1 ix.h=2 iy.l=3 iy.h=3  
electrode num=3 ix.l=44 ix.h=45 iy.l=3 iy.h=3  
electrode num=4 ix.l=1 ix.h=45 iy.l=22 iy.h=22

\$Doping Information

\$ junction depth is 0.35um  
doping reg=2 uniform x.lef=-3.1 x.rig=3.1



```

+       y.top=0.0 y.bot=2 conc=1.000000e+15 p.type
$ Channel Doping Region
doping reg=2 gauss char=0.564191 peak=0.1 conc=2.000000e+16
+       p.type x.lef=-3.1 x.rig=3.1 ratio.la=0.8
$ Lightly Doped Source
doping reg=2 gauss char=0.133168 peak=0 conc=1.000000e+18
+       n.type x.lef=-3.1 x.rig=-1 ratio.la=0.8
$ Lightly Doped Drain
doping reg=2 gauss char=0.133168 peak=0 conc=1.000000e+18
+       n.type x.lef=1 x.rig=3.1 ratio.la=0.8
$ Heavily Doped Source
doping reg=2 gauss char=0.0736796 peak=0 conc=1.000000e+20
+       n.type x.lef=-3.1 x.rig=-1.15 ratio.la=0.8
$ Heavily Doped Drain
doping reg=2 gauss char=0.0736796 peak=0 conc=1.000000e+20
+       n.type x.lef=1.15 x.rig=3.1 ratio.la=0.8
$ gate characteristics. Vd is 0.100000, minVg is -0.100000
$ maxVg is 2.000000
symb gummel carriers=1 electrons
method iccg damped
models srfmob
$ change the below line if another gate material is used
contac num=1 n.poly
$ solve for the initial step. save in file initial
solve initial v1=-0.100000 outfile=initial
$ save I-V information in gateIV.log
log ivfile=gateIV.log
regrid potential step=0.2
symb gummel carriers=1 electrons
method iccg damped
solve v1=-0.100000 v3=0.100000 vstep=0.100000 nsteps=21
+       electrode=1
$ plot statement in ascii format in file iv.ascii
plot.1d x.axis=v1 y.axis=i3 ascii outfile=iv.ascii
end

```

Fig. 25. A input file of MOSFET for PISCES.

PISCES-11<sup>8822</sup>  
MOSFET




Fig. 26. I-V characteristics of drain current vs. gate voltage.

## 4.0 CIRCUIT SIMULATION

### 4.1 SPICE: Circuit Simulator

SPICE, which stands for simulation program with integrated circuit emphasis, is a general-purpose circuit simulation program developed at the University of California at Berkeley for nonlinear dc, nonlinear transient, and linear ac analysis. Circuits can contain resistors, capacitors, inductors, mutual inductors, independent voltage and current sources, four types of dependent sources, transmission lines, and the four most common semiconductor devices: diodes, BJTs, JFETs, MESFET, and MOSFET.

SPICE has built-in models for the semiconductor devices, and the user need specify only the pertinent model parameter values. The model for the BJT is based on the integral charge model of Gummel-Poon; however, if the Gummel-Poon parameters are not specified, the model reduces to the simpler Ebers-Moll model. In either case, charge-storage effects, ohmic resistances, and a current-dependent output conductance can be included. The diode model can be used for either junction diodes or Schottky barrier diodes. The JFET model is based on the FET model of Shichman-Hodges. Four MOSFET models are implemented: MOS1 is described by a square-law I-V characteristic, MOS2 is an analytical model, and MOS3 is a

semiempirical model. MOS4 is the Berkeley Short-channel IGFET Model (BISM). MOS2, MOS3, and MOS4 include second-order effects such as channel-length modulation, subthreshold conduction, scattering limited velocity saturation, small-size effects, and charge-controlled capacitances[1].

SPICE is node voltage-oriented, so any node voltage can be requested. Element currents flowing through independent voltage sources can also be requested. Tabular lists and printer plots are available.

#### 4.2 Semiconductor devices in SPICE

The models for the five semiconductor devices included in SPICE require many parameter values. Moreover, many devices in a circuit often are defined by the same set of device model parameters. For these reasons, a set of device model parameters is defined on a separate .MODEL card and assigned a unique model name. The device element cards in SPICE then reference the model name. This scheme alleviates the need to specify the same model parameters on each device element card.

Each device element card contains the device name, the nodes to which the device is connected, and the device model name. In addition, other optional parameters can be specified for each device: geometric factors and an initial condition.

The value of input parameters for the five semiconductor

device models will be calculated to determine the accuracy of the models. These input parameters should be related to the particular process used at each manufacturing site. In the next section, MOSFET models will be emphasized and discussed.

### 4.3 MOSFET Model

The metal-oxide-semiconductor field effect transistor (MOSFET) is the most important device for VLSI circuits. Figure 27 shows the structure of a MOSFET in which the region covered by the gate and thin oxide is the channel, and its length is  $L$ . This length is indicated in the SPICE input deck of the MOS transistor.  $L_{eff}$  is the effective channel length which is defined as the distance between two diffused regions. The width of the channel,  $W$ , is the width of area covered by the thin oxide between the thick field oxide.

#### 4.3.1 The MOS Capacitor

The MOS capacitor is not only the basis of the MOS transistor, but is a useful nonlinear device whose nonlinearity is fundamental to a number of circuit techniques. The MOS capacitor combines the characteristics of the parallel plate capacitor,  $C_{ox}$ , and the pn junction diode. Since the charges on a plate will be mirrored by charges on another plate,  $C_{ox}$  is independent of the applied voltage. The pn junction capacitor,  $C_{si}$ , which has been discussed previously is voltage dependent. The silicon surface represents an equipotential plane that acts virtually as a common plate for both capacitors in series. In order to describe the latter capacitance by an equivalent parallel




Fig. 27. Structure of MOSFET[3].

plate capacitor, we must determine the effective depth below the silicon surface at which an imaginary bulk plate should be placed. This effective depth is referred to as the Debye Length.

Since we do not contact the silicon surface, we induce a voltage variation between the silicon interface and the silicon bulk by varying the voltage between the gate and the silicon bulk. When a voltage variation is positive with respect to p-type substrate, a positive charge is induced at the metal-oxide interface. The positive charge at the metal-oxide repels holes from silicon surface, leaving behind negatively charged, unneutralized and immobile acceptor ions. Note that the charge of acceptor ions balances the positive charge induced at the metal-oxide interface and the majority carriers, holes, follow the signal changing at the terminal. The difference in the depth of distribution of free carriers between the metal and silicon lies in the concentration of the free carriers. The concentration of electrons in metal is in the order of  $10^{23} \text{ cm}^{-3}$  and in silicon is roughly in the order of  $10^{16} \text{ cm}^{-3}$ . Consequently, the depth of distribution of free carriers that follow the signal is considerably smaller in metal than in silicon. The number of free carriers that follow the voltage decreases exponentially with increasing depth. Therefore, deep in the silicon bulk the free carriers which are shielded by the free carriers lying



above them do not "feel" the voltage variation. The depth below the surface at which the number of free carriers that follow the voltage signal has decreased to 37% of the free carrier concentration is the Debye Length. This results in a capacitance per unit area that is less than  $C_{ox}$ , and is the series connection of these two capacitors. Therefore,

$$(4.1) \quad 1 / C_{mos} = 1 / C_{ox} + 1 / C_{si}$$

The capacitance of a MOS capacitor in inversion region is much more complicated than it was in depletion and accumulation. Because the electrons which are observed in equilibrium at the inversion layer come from the thermal generation of electrons at the oxide-silicon interface. This process is slow which is in the order of millisecond. Thus if we measure the capacitance of the MOS structure in inversion very slowly, only the capacitance value of  $C_{ox}$  is observed. This is because the thermal generation of carriers will short out the depletion layer capacitance. But when the applied ac signal is changed rapidly while the dc bias voltage is varied slowly, the inversion layer cannot respond to the ac applied signal. The number of charges in the silicon space-charge layer is modulated instead of the movement of the holes at the far edge of the depletion region. The capacitance then corresponds to the series combination of the oxide

capacitance and the depletion region capacitance.

Since the depletion region reaches a maximum width when the device goes to strong inversion, the depletion region capacitance remains constant as the bias voltage is increased further. This high frequency C-V curve is shown by the solid line in Fig 28.

#### 4.3.2 MOS Transistor Model

In SPICE3A7 there are four different MOS models available to the users. The Level 1 model is the simple Shichman-Hodge model which has been found necessary for checking out the correctness of hand calculations and for understanding or developing new circuit. The Level 2 model is an analytical one-dimensional model which incorporates most of second order effects of small size devices. The Level 3 model is a semi-empirical model described by a set of parameters which are defined by curve-fitting rather than physical background. The Level 4 model is the Berkeley Short-channel IGFET Model (BSIM) which is used in the design with a process characterization system that provides all the parameters. There are no default values for the parameters and leaving one parameter out is considered an error. Thus, it is necessary for the circuit designer to know what are the equations governing the behavior of the MOSFET.





Fig. 28. (a) Small-signal capacitance of a MOS system with p-type silicon. (b) The equivalent circuit for the overall capacitance [14].

### 4.3.3 Surface Behavior of MOSFETS

The first step in studying the theory of the MOSFET is a behavior of the surface of a semiconductor under the influence of an electric field. This electric field, which is produced by the voltage applied between the gate and the substrate, is perpendicular to the oxide-semiconductor interface.

The reference condition of the surface is when the semiconductor has the same carrier concentrations at the surface as at the substrate. In other words, the concentrations of electrons and holes are not disturbed at the silicon surface when no bias voltage is applied to structure. This state is called the flat-band condition and is achieved by the application of a voltage equal to flat-band voltage between the metal and the silicon,

$$(4.2) V_{FB} = \phi_{ms} - Q_0 / C_{ox}$$

where  $Q_0$  is positive charge at the oxide-silicon interface, and therefore it requires a negative charge to neutralize its effect and  $C_{ox}$  is the capacitance per unit area of the thin oxide layer. When  $V_{GB} = V_{FB}$ , the carrier concentration is constant in the semiconductor; in other words, it is equal to  $N_A$ . The condition  $V_{GB} < V_{FB}$  increases the negative charge on the gate and increases the concentration of the holes near the surface in order to balance the gate charge. Thus the

concentration of the p-type carriers at the surface is greater than at the substrate, and this state is called an accumulation. When  $V_{GB} > V_{FB}$ , the holes are pushed away from the surface so that the negative charge of the fixed ions restores the balance with the gate charge. The carriers concentration near the surface is less than that in the bulk, and this state is called a depletion. The thickness  $W_0$  of the depleted region is shown in Fig. 29 and the equation is listed below:

$$(4.3) \quad W_0 = \text{SQRT}(2 * \text{EPSILON}_{si} * P_B / q * N_A)$$

where  $P_B$  is the potential across the depleted region. It is interesting to know how the carriers vary in the accumulation, depletion, and inversion regions when a voltage is applied. A solution for this electrostatic potential as a function of  $y$  direction, which is perpendicular to the surface and goes into the semiconductor, allows a complete description of the carrier concentration. The electrostatic potential is defined as

$$(4.4) \quad \psi = [E_i(y) - E_i(\text{bulk})] / q$$

The electrostatic potential evaluated at the surface,  $y=0$ , will be called the surface potential,  $\psi_s$ . For a grounded bulk, the potential and the electric field are related by




Fig. 29. Cross section of MOSFET[10].

$$(4.5) \quad E = -V \text{ PSI}$$

To obtain a solution for PHI, Poisson's equation must be solved. In one dimension, Poisson's equation is

$$(4.6) \quad d \text{ PSI}/d y = - \text{RHO}/\text{EPSILONS}$$

where RHO, the total space-charge density, is defined as

$$(4.7) \quad \text{RHO} = q*(Pp - Np + ND^+ - NA^+)$$

The majority carrier concentration, Pp, and the minority carrier concentration, Np, can be expressed as

$$(4.8) \quad Pp = ni * \exp(q*PSI/kT)$$

$$(4.9) \quad Np = ni * \exp(-q*PSI/kT)$$

where ni is the intrinsic carrier concentration carrier concentration. In the bulk, phi = 0 and RHO = 0, hence

$$(4.10) \quad ND^+ - NA^- = Npo - Ppo$$

where Npo and Ppo are the equilibrium densities of electrons and holes, respectively, in the bulk of the semiconductor. The densities of the surface are

$$(4.11) \quad Ns = Npo * \exp(q*PHI/(k*T))$$

$$(4.12) \quad Ps = Ppo * \exp(q*PHI/(k*T))$$

Therefore, Poisson's equation may be expressed as

$$(4.13) \quad \text{PSI} = -q/\text{RHO} * [\text{Ppo} * ((\exp(-z) - 1) - \text{Npo} * ((\exp(z) - 1))]$$

where  $z$  is equal to  $q \cdot \text{PSI} / (k \cdot T)$ . Integrating Eq. (4.13) from the bulk toward the surface, transforming it into a form relating potential  $\text{PSI}$  to the electric field, and using Gauss's law, the space charge per unit area in the semiconductor can be expressed as

$$(4.14) \quad \text{Qs} = -\text{EPSILONsi} * \text{E} = -1.414 * \text{EPSILONsi} / (m * \text{LD}) * \text{F}(\text{PSI})$$

where  $\text{LD}$  is the extrinsic Debye length for holes, and  $m$  is equal to  $q / (k \cdot T)$ .

Figure 30 shows the variation in the space charge as a function of the surface potential. Notice the sharp increase in charge as surface increases past  $2 \cdot \text{PB}$ . Hence, the onset of strong inversion is defined as occurring when

$$(4.15) \quad \text{PH1} = 2 \cdot \text{PB} = 2 * (k \cdot T / q) * \ln(N^A / n_i)$$

#### 4.3.4 Level 1 Model in SPICE

The level 1 MOSFET model used in SPICE is developed by Shichman and Hodges[7]. In this model, the equations used for linear and saturation regions are listed below:

##### linear region

For  $V_{GS} > V_{TH}$  and  $V_{DS} < V_{GS} - V_{TH}$ :






Fig. 30. Space charge as a function of the surface potential[13].

$$(4.16) \quad I_{DS} = K_P * [W / (L - LD)] * (V_{GS} - V_{TH} - V_{DS} / 2) * V_{DS} * (1 + \lambda * V_{DS})$$

$$(4.17) \quad V_{TH} = V_{TO} + \gamma (\sqrt{2 * P_B - V_{BS}} - \sqrt{2 * P_B})$$

#### saturation region

For  $V_{GS} > V_{TH}$  AND  $V_{DS} > V_{GS} - V_{TH}$ :

$$(4.18) \quad I_{DS} = (K_P / 2) [W / (L - 2 * LD)] * (V_{GS} - V_{TH})^2 * (1 + \lambda * V_{DS})$$

where  $W$  and  $L$  are the values of the length and width of the channel specified in the SPICE input card. The amount by which the gate electrode overlaps the source and drain regions must be subtracted from the nominal channel length.

Thus,

$$(4.19) \quad L_{eff} = L - 2 * LD$$

The term  $1 + \lambda * V_{DS}$  introduced in the model is an empirical correction of the conductance in the saturation region. There are five parameters which refer to the electrical behavior of the MOSFET in this model:  $K_P$ ,  $V_{TO}$ ,  $\gamma$ ,  $\phi$ , and  $\lambda$ .

They can be specified directly in the .MODEL card, or they can be calculated from physical parameters, using the following equations:

$$(4.20) \quad KP = u * Cox$$

$$(4.21) \quad GAMMA = \sqrt{2 * EPSILONs * q * NA} / Cox$$

$$(4.22) \quad 2 * PB = 2 * (kT/q) * \ln(NA/ni)$$

Where  $Cox = EPSILONs / Tox$ . In case of conflict, the value of the electrical parameter is read from the input, but they will not be computed from the above equations.

#### 4.3.5 Equations for the Level 2 Model

To obtain a better model for IDS, it is necessary to consider  $QB$  which will be affected by the voltage in the channel. According to Meyer model, we have

$$(4.23) \quad dQB = W * dx * GAMMA * Cox * \sqrt{2 * PB - VBS + VC(x)}$$

Therefore, a new equation for the current can be obtained as

$$(4.24) \quad IDS = BETA \{ (VGS - VFB - 2 * PB - VDS / 2) * VDS - 2 / 3 * GAMMA [ (VDS - VBS + 2 * PB)^{1.5} ] \}$$

Where  $BETA$  is  $u * Cox * (W / Leff)$ .

$$(4.25) \quad VD(sat) = VGS - VFB - 2 * PHI + GAMMA^2 * [ 1 - \sqrt{1 + 2 / GAMMA * (VGS - VFB)} ]$$

This model has validity limits that can be easily reached with the present technology. The method chosen to cope with

this problem is to adapt the model by applying semi-empirical corrections to the basic equations to develop new and more accurate model rather than start again from the basis of the theory.

#### 4.3.6 Level 2 Model in SPICE

This section summarizes the basic equations of Meyer's model as they have been introduced in SPICE. The corrections which are made to simulate effects not provided for in the theory of the basic model in the previous section will be described.

The threshold voltage can be calculated from physical parameters as follows

$$(4.26) \quad V_{TO} = \phi_{ms} - q \cdot N_{SS} / C_{ox} + 2 \cdot \phi_B + \gamma \cdot \sqrt{2 \cdot \phi_B}$$

Where  $\phi_{ms}$  is the potential difference between gate and substrate. The current in the linear region is calculated through Eq.(4.24), where the corrective term of the channel length is also present. Therefore,

$$(4.27) \quad I_{DS} = \beta \cdot \left\{ (V_{GS} - V_{FB} - 2 \cdot \phi_B - V_{DS} / 2) \cdot V_{DS} - 2 / 3 \cdot \gamma \left[ (V_{DS} - V_{BS} + 2 \cdot \phi_B)^{1.5} \right] \right\}$$

Where  $\beta$  is  $[K_P / (1 - \gamma \cdot V_{DS})] \cdot [W / (L - 2 \cdot L_D)]$ . The current in the saturation region is

$$(4.28) \quad IDS = ID(\text{sat}) * [1 / (1 - \text{GAMMA} * \text{VDS})]$$


Where  $ID(\text{sat})$  is calculated from last equation at  $VDS = VD(\text{sat})$ , and  $VD(\text{sat})$  is from Eq. (4.25). These equations give better result than level 1 model, but they are still not sufficient for a good agreement with experimental data, even for long channel simulation. Therefore, the following will show the modification of the above equations to improve precision for long- and wide-channel MOSFET of level 2 model. Fig. 31 shows how well the level 1 model and level 2 model simulate the measured data.

#### Effect of the gate electric field on mobility


The constant mobility has been assumed with the applied voltage so far. A reduction in mobility with an increase in the gate voltage has been observed. In order to simulate this effect, a variation of the parameter  $KP$  is introduced in SPICE:

$$(4.29) \quad KP' = KP * \{ (\text{EPSILONS} / \text{EPSILONox}) * [\text{UCRIT} * \text{Tox} / (\text{VGS} - \text{VTH} - \text{UTRA} * \text{VDS})] \}^{\text{UEXP}}$$

Where  $\text{UCRIT}$  is the gate-to-channel critical field parameter for mobility degradation to determine when the mobility begins to decrease and  $\text{UTRA}$  is the transverse field coefficient chosen between 0 and 0.5 (dimensionless) due to



(a)



(b)

Fig. 31. (a) Output of level 1 model in SPICE with different KP to simulate the measured data. (b) Output of level 2 model in SPICE[15].

drain voltage. The use of this formula has been proven a good agreement between SPICE and experimental data.

#### Subthreshold conduction

In the basic model implemented in SPICE, the drift current is calculated only when the surface potential is equal to or greater than  $2\phi_B$ . In reality, a concentration of electrons near the surface exists even for  $V_{GS} < V_{TH}$ , and therefore there is a current when the surface is not in strong inversion. This current is due to a diffusion of charge carriers between the source and the channel.

$$(4.30) \quad I_{DS} = I_{ON} \exp[(V_{DS} - V_{ON})q / (n k T)]$$

where  $I_{ON}$  is the current in the weak inversion for  $V_{GS} = V_{ON}$ , and  $V_{ON}$ , shown in Fig. 32, is defined as

$$(4.31) \quad V_{ON} = V_{TH} + z k T / q$$

where  $z = 1 + (q \text{NFS} + C_d) / C_{ox}$ . NFS is defined as the number of fast surface states which also determines the slope of  $I_{DS}$  vs.  $V_{GS}$  characteristics in the weak inversion, and  $C_d$  is the capacitance associated with the depleted region and is given by:

$$(4.32) \quad C_d = dQ_B / dV_{DS} = \text{GAMMA} / [2 \sqrt{2\phi_B - V_{BS}}]$$

It is clear that the model introduces a discontinuity in




Fig. 32. The definition of  $V_{ON}$ [10].



the derivative and therefore the simulation of the transition region between strong and weak inversion is not very accurate.

#### Variation of channel length in the saturation region

An empirical equation using the parameter LAMBDA has been used to calculate the conductance in the saturation region. The level 2 model also offers a physical model to compute the channel length in saturation:

$$(4.33) \quad L' = L_{eff}(1 - \text{LAMBDA} * VDS)$$

If the parameter LAMBDA is not specified in the .MODEL card, it will be calculated using the following equation:

$$(4.34) \quad \text{LAMBDA} = (L_{eff} - L') / (L_{eff} * VDS)$$

Where,

$$(4.35) \quad L_{eff} - L' = XD * \{ (VDS - VD(\text{sat})) / 4 + \sqrt{1 + (VDS - VD(\text{sat})) / 4} \}$$

and

$$(4.36) \quad XD = \text{SQRT}[2 * \text{EPSILONS} / (q * NA)]$$

This model shows a correct dependence of the conductance in the saturation region on  $L_{eff}$ . Thus, if the model with constant LAMBDA is used, the transconductance KP does not vary with  $L_{eff}$  when  $VDS > VD(\text{sat})$ .

### Effect of channel length on threshold voltage

Experimental data has shown that when the channel length is small enough to compare with the thickness of the depleted region, the channel dimensions  $W$  and  $L$  will have an effect on the threshold voltage. This phenomenon can be explained in two ways from the following equation

$$(4.37) \quad V_{TH} = V_{FB} + 2 \cdot \frac{Q_B}{C_{ox}}$$

A reduction in the charge  $Q_B$  due to the source and drain depleted region below threshold, or an increase in the channel surface potential due to the effect of the voltage  $V_{DS}$ . This effect can be introduced by modifying the value of  $\gamma$  as


$$(4.38) \quad \gamma' = \gamma \cdot \left\{ 1 - \left[ \frac{X_J}{2 \cdot L_{eff}} \right] \cdot \left[ \sqrt{1 + 2 \cdot \frac{W_S}{X_J}} + \sqrt{1 + 2 \cdot \frac{W_D}{X_J}} - 2 \right] \right\}$$

where  $W_S$  and  $W_D$ , shown in Fig. 33, are the widths of the depleted regions of source and drain, respectively, and are defined as

$$(4.39) \quad W_S = X_D \cdot \sqrt{2 \cdot \phi_i - V_{BS}}$$

$$(4.40) \quad W_D = X_D \cdot \sqrt{2 \cdot \phi_i - V_{BS} + V_{DS}}$$

Where  $X_D = \sqrt{2 \cdot \epsilon_{silicon} / (q \cdot N_A)}$ . In practice, a correct analytical model of two-dimensional effects on  $V_{TH}$  is very tedious, but it is possible to approximate a good model for



DASHED ZONE - BULK CHARGE DEPLETED BY GATE FIELD

Fig. 33. The widths of the depleted regions of source and drain[10].

threshold voltage of a short-channel MOSFET with two dimensional numerical model. This type of analysis is time-consuming for a circuit simulation program, but it can be used in the study of physical behavior of short-channel MOSFET.

#### Effect of speed limit of the carrier

The calculation of the saturation voltage using Eq. (4.25) is based on the hypothesis that the charge in the channel is zero after pinch off point or near the drain, but it actually has to maintain a minimum concentration of the carriers to sustain the saturation current. This concentration depends on the speed at which the carriers are moving.

The electric field between the drain and the pinch off point can be sufficiently high to drift the carriers at the speed limit, which is the maximum speed allowed for the scattering effect within the crystal lattice. The  $V_{MAX}$  can be obtained by

$$(4.41) \quad V_{MAX} = I_D(\text{sat}) / (W * QI)$$

where  $QI$  is the mobile charge in the channel for  $V_{DS} = V_D(\text{sat})$ .

The model discussed so far provides good results in the simulation of MOSFET with a minimal channel length of about 4 to 5  $\mu\text{m}$ , but this model has a discontinuity in the derivative

at the boundary between the saturation region and linear region, and also between subthreshold and linear region. This phenomenon results in a less precise calculation of the conductance and also the cause of difficulties in the convergence of the Newton-Raphson algorithm.

#### 4.3.7 Gate Capacitance

SPICE uses a gate capacitance model similar to that proposed by J. E. Meyer[16]. In this simple model, the charge-storage effect is represented by three nonlinear two-terminal capacitors: CGB, CGS and CGD. The equations of this model are listed below and shown in Fig. 34.

##### Accumulation region

For  $V_{GS} < V_{ON} - 2*PB$ :

$$(4.42) \quad CGB = C_{ox} + CGBO * Leff$$

$$(4.43) \quad CGS = CGSO * W$$

$$(4.44) \quad CGD = CGDO * W$$

##### Depleted region

For  $V_{ON} - 2 * PB < V_{GS} < V_{ON}$ :

$$(4.45) \quad CGB = C_{ox} * (V_{ON} - V_{GS}) / (2 * PB) + CGBO * Leff$$

$$(4.46) \quad CGS = 2/3 * C_{ox} * [(V_{ON} - V_{GS}) / (2 * PB) + 1] + CGSO * W$$

$$(4.47) \quad CGD = CGDO * W$$






Fig. 34. Meyer's model of the capacitance[15].

### Saturation region

For  $V_{on} < V_{GS} < V_{ON} + V_{DS}$ :

$$(4.48) \quad C_{GB} = C_{GBO} * L_{eff}$$

$$(4.49) \quad C_{GS} = 2/3 * C_{ox} + C_{GSO} * W$$

$$(4.50) \quad C_{GD} = C_{GDO} * W$$

### Linear region

For  $V_{GS} > V_{ON} + V_{DS}$ :

$$(4.51) \quad C_{GB} = C_{GBO} * L_{eff}$$

$$(4.52) \quad C_{GB} = C_{ox} \{ 1 - [(V_{GS} - V_{DS} - V_{ON}) / (2V_{GS} - 2V_{ON} - V_{DS})]^2 \} + C_{GSO} * W$$

$$(4.53) \quad C_{GD} = C_{ox} \{ 1 - [(V_{GS} - V_{DS} - V_{ON}) / (2V_{GS} - 2V_{ON} - V_{DS})]^2 \} + C_{GDO} * W$$

The voltage  $V_{ON}$  is calculated from Eq. (4.31). If the parameter  $NFS$  is specified in the MODEL card, then  $V_{ON}$  is equal to  $V_{TH}$ .

$C_{GBO}$ ,  $C_{GSO}$ , and  $C_{GDO}$  are the overlap capacitances among the gate electrode and the other terminals outside the channel region. The model introduced in SPICE differs from that developed by Meyer because of the discontinuity between the capacitance with the accumulation surface and the depleted surfaces causes nonconvergence in the Newton-Raphson algorithm.

#### 4.3.8 Junction Capacitance

The capacitance of the diffused regions of the source and

drain is simulated with the pn junction model. The total capacitance of a diffused region is calculated from the sum of an area and a perimeter capacitance:

$$(4.54) \text{ CBS} = (\text{CJ} * \text{AS}) / (1 - \text{VBS} / \text{PB})^{\text{MJ}} + (\text{CJSW} * \text{PS}) / (1 - \text{VBS} / \text{PB})^{\text{MJSW}}$$

$$(4.55) \text{ CBD} = (\text{CJ} * \text{AD}) / (1 - \text{VBS} / \text{PB})^{\text{MJ}} + (\text{CJSW} * \text{PD}) / (1 - \text{VBS} / \text{PB})^{\text{MJSW}}$$

where CJ is the bulk capacitance at zero-bias voltage per square meter and CJSW is zero-bias perimeter capacitance per meter, and PB is the junction potential that can be put in the .MODEL card or calculated from the physical parameters as

$$(4.53) \text{ PB} = \text{Eg} / 2 + (\text{kT} / \text{q}) * \ln(\text{NB} / \text{ni})$$

The exponential factors have the following default values: MJ = 0.5, for the step-junction approximation, and MJSW = 0.33, for the linearly graded approximation. The junction capacitances are very important not only for the correct description of the circuit to be simulated but also because the convergence of the algorithm is easier if all the nodes are connected to ground with a capacitance. For this reason, it is useful to define the areas of the source and drain diffusions even if the layout has not been done when the designer is writing down the input for SPICE. The use of the default values DEFAD and DEFAS in the .OPTIONS card to avoid dangerous floating nodes is recommended.



#### 4.3.9 Equations for the Level 3 Model

This model is developed to simulate short-channel MOSFET which has a channel length up to  $2\mu\text{m}$ .

##### The basic model of level 3

Many of the equations which have been used in this model are empirical. The purpose is to improve the precision and to limit the complexity of the calculations. This approximation results in the development of more manageable basic equations than used in the level 2 model. The current equation in the linear region is

$$(4.53) \quad I_{DS} = I_{DS} [V_{GS} - V_{TH} - (1 + FB) / 2 * V_{DS}] * V_{DS}$$

where  $FB = (\text{GAMMA} * FS) / [2 * \text{SQRT}(\text{PHI} - V_{BS})] + FN$ . The FS is a correction factor of short channel effect and FN is a correction factor of narrow channel effect. The details of correction factors and empirical data can be found in Reference[10].

The dependence of mobility on the gate electric field is simulated with a simpler equation than that used for the level 2 model. Thus,

$$(4.54) \quad \mu_s = \mu_0 / [1 + \text{THETA} * (V_{GS} - V_{TH})]$$

where THETA is the SPICE parameter for mobility modulation.

### Effect of channel length and width on threshold voltage

Based on the hypotheses mentioned in the level 2 model, the effect of the different thickness of the depleted regions in the cylindrical junction region and under the channel has been considered in the calculation of the fixed charge  $Q_B$  in this model. Then, The equation for the threshold voltage is

$$(4.57) \quad V_{TH} = V_{FB} + \Phi - \sigma * V_{DS} + \gamma * F_S * \sqrt{\Phi - V_{BS}} \\ + F_N(\Phi - V_{BS})$$

where the parameter  $\sigma$  expresses empirically the effect of the threshold voltage on  $V_{DS}$ . It is known that the shorter channel length is, the lower the threshold voltage. This effect has a linear relationship between the variation of  $V_{TH}$  and  $V_{DS}$ , and allow us to introduce the term  $\sigma * V_{DS}$ . The relationship between  $\sigma$  and  $L_{eff}$  is also empirical:

$$(4.58) \quad \sigma = \eta * (8.15e-22) / (Cox * L_{eff}^3)$$

where  $\eta$  is a static feedback on the threshold, and its typical value is 1.

### Channel length modulation in the saturation region

The equation of the level 3 model simulates the channel length modulation in saturation as

$$(4.59) \quad L_{eff} - L' = \sqrt{[(\epsilon_p * X_D^2 / 2) + K * X_D^2 * (V_{DS} - V_D(sat))] - \epsilon_p * X_D^2 / 2}$$

where  $EP = ID(sat) / [GD(sat) * Leff]$  which is the lateral field at channel pinch-off point;  $ID(sat)$  and  $GD(sat)$  are the drain current and the drain conductance at saturation respectively;  $K$  is an empirical fitting parameter, which is used to prevent a negative channel length, with a typical value of 1.

#### Effect of channel length on velocity saturation of hot electrons

The saturation of hot electron velocity lowers the conduction current in the linear region. This model includes a decrease in the effective mobility with the average electrical field between the source and the drain[10],

$$(4.60) \quad U_{eff} = U_s / [1 + (U_s * V_{DS}) / (V_{MAX} * Leff)]$$

where  $U_s$  is the surface mobility. If the parameter  $V_{MAX}$  is not input by the user,  $U_{eff}$  is set to  $U_s$  and then this hot electron effect is not modeled.

#### 4.3.10 The Level 4 Model in SPICE

It is also called Berkeley Short-channel IGFET Model (BSIM) which is built upon the Compact Short-channel IGFET Model (CSIM). Since a fully physics-oriented modeling approach usually makes parameter extraction particularly difficult, a semi-empirical approach is used to cope with the rapid advances in technology and to extract parameters

automatically. Proc2Mod is the program which converts a process runsheet file into a sequence of .MODEL cards suitable for a SPICE input deck. This model has a large number of empirical parameters, the extra care has to be taken to define the values of parameters.

#### 4.3.11 Table Lookup Model

This is not a SPICE model, but it has been used extensively. It represents the device characteristics in terms of tables of data points instead of using analytical equations. These data points can be obtained from measurements on the test devices or from device analysis programs if the fabricated device is not available. With the use of table models, the model evaluation time can be reduced considerably while a good accuracy is still maintained. Also, as the technology progresses, the present models may not be adequate to characterize new devices.

For example, the drain current is a function of five variables: VGS, VDS, VBS,  $L_{eff}$ , and  $W_{eff}$ . Modeling the drain current as a function of all these variables will lead to the use of a five-dimensional table, which is impractical. Therefore, knowledge of the device behavior is used to reduce this five-dimensional table. The threshold voltage is principally a function of VBS. The second order effects which affect the threshold voltage are the short channel effect,

the narrow channel effect, and the drain induced barrier lowering. Thus, the threshold voltage is modeled by three tables:

$$(4.61) \quad V_{TH} = VT1(V_{BS}) + VT2(V_{DS}, W_{eff}) + VT3(V_{DS}, L_{eff})$$

Then, a new variable  $V_A = V_{TH} - V_{GS}$  can be made. The drain current can then be modeled by one three-dimensional table:

$$(4.62) \quad I_D = ID3(V_A, V_{DS}, V_{BS})$$

Therefore, the measured or simulated data can be easily transformed into the needed tables and table dimensions can be chosen based on sensitivities of device characteristics.

#### 4.4 Charge-Control Model of Dynamic Operation for SPICE in Transient Analysis

In the previous section, the MOSFET has been treated as if all terminal voltage were constant. However, the device is usually used with varying terminal voltages in a circuit. The varying terminal voltages cause the transistor to vary the charges which must be supplied from outside other than transistor itself. The charges are supplied through the device terminal by the extra current which is not predicted by dc theory. In this section the charges and terminal currents will be evaluated.

##### 4.4.1 Quasi-static operation

With the charge-control model to analyze the dynamic operation, it is assumed that the variation of the terminal voltages is sufficiently slow, so that the device operates quasi-statically. Therefore, the charges per unit area at any time are assumed identical to those that would be found if dc voltage were used. The total charges of each region can be given by

$$(4.63) \quad q_G(t) = f_G(v_D(t), v_G(t), v_B(t), v_S(t))$$

$$(4.64) \quad q_B(t) = f_B(v_D(t), v_G(t), v_B(t), v_S(t))$$

$$(4.65) \quad q_I(t) = f_I(v_D(t), v_G(t), v_B(t), v_S(t))$$

Where  $q_G$  and  $q_B$  are the transient charges stored in the gate and bulk region, respectively.  $q_I$  is due to electrons in the inversion (channel) layer. These electrons, which continuously enter through the source and eventually leave the drain, are not really stored in the device. Hence,  $q_I$  is simply the total charge of the electrons that happen to be in the inversion layer at any given instant.

Assuming there is no leakage in the gate, all the gate current attributed to the displacement current is associated with a changing gate charge:

$$(4.66) \quad i_G(t) = dq_G/dt$$

Similarly, all bulk current ascribed to depleting or recovering acceptor atoms is associated with carriers changing the charge in the bulk:

$$(4.67) \quad i_B(t) = dq_B/dt$$

Finally, the sum of the drain current and source currents represents the total charge changing in the inversion layer:

$$(4.68) \quad i_D(t) + i_S(t) = dq_I/dt$$

Where  $i_D(t)$  is a measure of the number of electrons leaving the device through the drain per unit time and  $-i_S(t)$  is a measure of the number of electrons entering the device

through the source per unit time. When  $v_G$  is increasing, the number of electrons in the channel must increase. Therefore, the rate of entering electrons from the source must be temporarily greater than the rate of removing electrons from the drain. Thus,

$$(4.69) \quad i_D(t) = i_T(t) + i_{DD}(t)$$

$$(4.70) \quad i_S(t) = -i_T(t) + i_{SD}(t)$$

Where  $i_T(t)$  is the "dc-like" current, and  $i_{DD}(t)$  as well as  $i_{SD}(t)$  are responsible for a changing charge  $q_I$  in the channel. From the last three equations,

$$(4.71) \quad i_{SD}(t) + i_{DD}(t) = dq_I/dt$$

It also can be expressed as

$$(4.72) \quad dq_S/dt + dq_D/dt = dq_I/dt$$

where a changing charges  $dq_S$  in time  $dt$  cause  $i_{SD}(t)$  and  $dq_D$  in time  $dt$  cause  $i_{DD}(t)$ . To simplify the discussion in quasi-static operation, the charge changing which causes current is considered here. The components of these currents will hold for Kirchhoff's law as well. Therefore, the quasi-static approximation is built to evaluate the strong, moderate, and weak inversions, separately, in stead of a general charge sheet model.



#### 4.4.2 Non-Quasi-Static Operation

It is intuitively clear that the assumption of quasi-static operation will be no longer valid if the terminal voltages vary too fast.

The non-quasi-static model is based on an approximate solution to the nonlinear current-continuity equation in the channel[8]. The non-quasi-static operation of the MOSFET is a very difficult mathematical analysis. In SPICE3A7 the analytic non-quasi-static long channel MOSFET for the transient analysis has been implemented. The results of this model is suggested to check accuracy with the PISCES 2-D device simulation.

## 5.0 AN INTERFACE PROGRAM BETWEEN PISCES AND SPICE

The methodology to link PISCES with SPICE is to an interface program which can accept the output data of PISCES and then calculate it to generate the model parameters for SPICE simulation. The flow of the interface program is shown in Fig. 35. It consists of three major parts: preprocessing, parameter calculation, and post processing. The preprocessing and postprocessing deal with the output data of PISCES and the preparation of model parameter for SPICE simulation, respectively. The parameter calculation is partitioned into three parts: calculation of linear region parameters, the calculation of saturation region parameters, and the calculation of parasitic resistance and capacitance parameters.

### 5.1 Parameter generation

With the doping profile, PISCES can provide carrier distribution, impurity distribution, internal electric field, electrostatic potential, mobility, and internal current distribution. Since the PISCES has the command card called SOLVE which can instruct PISCES to generate a solution for one or more specified bias points, the parameters extracted from subthreshold, linear, or saturation region can be handled easily with the bias statement. Six biasing




FIG. 35. ARCHITECTURE OF INTERFACE PROGRAM13.

conditions shown in Fig. 36 are suggested for PISCES to run and obtain the results which can be used for the input of interface program. In condition 1 of PISCES program, the gate, drain, source and substrate are at zero potential, Hence, the bias-independent parameters such as LD and XJ, and parameters under equilibrium condition, such as PB can be obtained by using impurity distribution. In condition 2, the subthreshold parameter NFS, Surface-fast state density, can be determined by the following equation

$$(5.1) \text{ NFS} = \left[ \left( \frac{\text{VGS}}{\log(\text{IDS})} \right) * q / kT - 1 \right] * \text{Cox} / q$$

Therefore, NFS can be measured from the slope of the IDS vs. VGS curve in the subthreshold region. In condition 3, the carrier concentration can be used to determine zero-bias threshold voltage. Because the inversion charge can be found by integrating the mobile carrier density over the channel region [17] and the relationship among the channel inversion charge QI, VG, and VTO is [14]

$$(5.2) \quad \text{QI} = -\text{Cox}' * (\text{VG} - \text{VTO})$$

where  $\text{Cox}' = \text{Cox} * W * L$ . Therefore, when QI is obtained, the VTO is determined from the above equation

$$(5.3) \quad \text{VTO} = \text{QI} / \text{Cox}' + \text{VG}$$

In condition 4, a large bias is applied to obtain

BIAS CONDITION	VGS(V)	VDS(V)	VBS(V)
1	0	0	0
2	0.6	0	0
3	1.5	0	0
4	3.0	0	0
5	1.5	0	-4.0
6	1.5	5.0	0

FIG. 36. BIASING CONDITION FOR PISCES TO  
GENERATE DATA FOR INTERFACE  
PROGRAME13.

field-dependent mobility, so that the mobility parameter can be generated, such as UCRIT, UEXP, and THETA. In condition 5, a substrate bias voltages is applied to obtain the body effect coefficient (GAMMA) by using carrier distribution under substrate bias. In condition 6, a high drain voltage is applied to facilitate the determination of the channel length modulation coefficient (LAMBDA), as shown in Fig. 37.




Fig. 37. The determination of channel-length modulation coefficient[14].

## 5.2 Calculation and Measurement for MOSFET Parameter

The methods of extracting the parameters of the first three existing levels of MOS models which are implemented in SPICE for circuit simulation is very important. The accuracy of the simulation depends upon the value of input parameters and the equations used in the parameter extraction program must be identical to those used in the circuit simulator. Therefore, it is expected that the I-V characteristics predicted by the equations of the model must closely match the measured data.

### 5.2.1 Parameters of the Level 1 Model


Equations of the level 1 model were given in Sec. 4.3.4. In this level, a very large and wide channel will be used to neglect possible differences between the nominal dimensions and the real dimensions.

#### Measurements of VTO and KP in linear region

In order to account for the condition that the transistor is in a linear region, it is necessary to carry out the measurements with a small VDS. Fig. 38 shows the setup for the measurement in the linear region. Since the term  $VDS^2/2$  can be neglected, the current may be expressed as

$$(5.4) \quad I_{DS} = \text{BETA} * (V_{GS} - V_{TH}) * V_{DS}$$





**FIG. 38. SETUP FOR MEASUREMENT IN THE  
LINEAR REGION**

where  $BETA = KP * (W_{eff} / L_{eff})$ . The above equation expresses a linear relationship between  $I_{DS}$ ,  $V_{DS}$ , and  $V_{DS}-V_{TH}$ , and suggests the calculation of  $\beta$  and  $V_{T0}$  by linear extrapolation in which the intercept is equal to  $V_{T0}$  and the slope equal to  $BETA$ . The input parameter for SPICE,  $V_{T0}$ , is the threshold voltage  $V_{TH}$  with zero voltage between source and substrate.

Finally, to make the best choice of these two parameters the  $V_{T0}$  at the lowest current and the  $KP$  at the highest voltage are chosen.

#### Measurements of $V_{T0}$ and $KP$ in the saturation region

This is an alternative method to measure the same parameters in the saturation region by using setup shown in Fig. 39. The current in the saturation region can be described in the following:

$$(5.5) \quad \text{SQRT}(I_{DS}) = \text{SQRT}(BETA) * (V_{GS} - V_{TH})$$

The parameters can be carried out by the graphical calculation which is the same as in the previous section. It is worth noting that the calculation of the same parameters with those two methods does not give equal results. In fact, the simulations with the parameters calculated in the linear region are good only in the linear region, while those with the parameters calculated in the saturation region are good




Fig. 39. The effects of bias VSB between the source and back[14].

in the saturation region.

#### Calculation of the body effect

Figure 36 shows the reverse bias, VSB, applied between the source and the substrate, which has an effect on the threshold voltage. The reverse bias voltage reduces the free carrier density in the channel to increase the threshold voltage of n-channel transistor. The variation in threshold voltage can be calculated as below:

$$(5.6) \quad V_{TH} = \text{GAMMA} * [\text{SQRT}(2 * \text{PB} + \text{VSB}) - \text{SQRT}(2 * \text{PB})]$$

where GAMMA is defined as body-effect parameter and expressed as

$$(5.7) \quad \text{GAMMA} = \text{SQRT}(2 * \text{EPSILON}_{si} * q * N_A) / C_{ox}$$

#### 5.2.2 Parameters of the Level 2 Model

The methods of calculating the parameters for the equations of the level 2 model are based on Section 4.3.5.

#### Measurements in the linear region

The parameters VTO, KP, GAMMA, and PB have the same significance as in the previous model and are calculated in the same way. The parameters of Eq.(4-29), UCRIT, UEXP, and UTRA, can be calculated by a graphical method [9]. The model can be rewritten in the following:

$$(5.8) \quad \log(\text{BETA}'/\text{BETA}) = \text{UEXP} * [\log(\text{Tox} * \text{EPSsi} * \text{UCRIT}) / K - \log(\text{VGS} - \text{VTH} - \text{UTRA} * \text{VDS})]$$

where BETA' is the value of BETA calculated with different VGS and a constant VDS. Since UTRA does not have a great influence on the current calculation for this model, it is the best choice to set UTRA=0.5. With a suitable computer, it is best to use a linear regression method which provides the parameters of the linear equation  $y=ax+b$ , where  $y=\log(\text{BETA}'/\text{BETA})$  and  $x=\log(\text{VGS} - \text{VTH} - \text{VDS}/2)$ . From this expression UEXP and UCRIT are obtained as below:

$$(5.9) \quad \text{UEXP} = -a$$

$$(5.10) \quad \text{UCRIT} = (K/\text{Tox}) * 10E-(b/a)$$

#### Calculation of physical parameters

The parameters VTO, KP, PB and GAMMA are of an electrical type and are related to the parameters of a physical type: mobility UO, substrate doping, NA, gate oxide thickness Tox, and number of surface state NSS. If the value of Tox is not already known from direct measurements, it can be calculated from a measurement of the gate capacitance, as described in Section 4.3.7. Once Tox and Cox are known, the calculation of the mobility and the doping can be obtained by inverting Eqs. (4.35) and (4.37):

$$(5.11) \quad U_0 = KP/Cox$$

$$(5.12) \quad NA = (Cox^2 * GAMMA^2) / (2 * q * EPSILONS * Ksi)$$

Once NA is known, we can recalculate PB with Eq. (4.37). If the value found is different from that used to calculate GAMMA, it is better to repeat the calculation of Eq. (5.7).

The threshold voltage VTO can be calculated from physical-type parameters, using Eq. (4.41).

### 5.2.3 The Parameters of the Level 3 Model

The equations for the level 3 model has been given in Sec. 4.3.9. This model is applicable to MOS transistors with channel length of 2um.

#### Measurements in the linear region

For this model, the equation for simplest model in the calculation is still true for a small VDS. Once, VTO, GAMMA, MU0, NA, and PHIp have been found, we must find the parameters for the model of the mobility variation with VGS which has been discussed previously. The simplest method consists of calculating BETA' with at least two different values for VGS and then finding the values of KP and THETA to be inserted in the model by solving a system of two equations and two unknowns as listed below:

$$(5.13) \quad THETA = [(BETA1' / BETA2') - 1] / [VGS2 - VTO - (BETA1' - BETA2')(VGS1 - VTO)]$$

$$(5.14) \quad KP=(BETA1' * L / W_{eff}) [1 + THETA(VGS1 - V_{T0})]$$

We can also obtain a better result with an iterative method which provides a great precision by using a least-square curve fitting with a greater number of measurements than in the previous method.

#### Parameters for the short-channel effect on the threshold voltage

The model uses the two parameters for the effect of the short channel on the threshold voltage:  $X_j$  and  $\eta$ .

The value of  $X_j$  calculated in level 2 model can be used only as an initial value for a trial-and-error procedure for level 3 model.

The parameter  $\eta$ , proportional to the variation of the threshold voltage with  $V_{DS}$ , is easily calculable from the threshold measurements in the saturation region and with  $V_{DS}$  constant.

#### Parameters for the model of the conductance in the saturation region

Again a graphical method is used to carry out some control simulations and correct the  $K$  value by trial and error.

The relationship between the value of  $K$  and the short channel effect is obtained from Eq.(4.59). From this equation

an approximate equation may be obtained, which gives the value of K from the short channel in the saturation region:

$$(5.15) \quad K \cdot X_D^2 = (L_{eff} - L')^2 / V_{DS}$$

where  $L_{eff} - L' = L_{eff} [1 - (I_{DS} / I_{D(sat)})]$ .

The measurements of an output characteristics and simulations with different values for K have shown that K can be obtained to represent the best result in level 3 model.



## CONCLUSION

Simulation is an experiment. Although this report is a tentative one, it is worth integrating this environment for both research and teaching at a university of this size like Kansas State University.

Computer-integrated manufacturing is very important in the production of VLSI circuit, and SUPREM and SPICE have been widely used in the IC industry. If these tools are intelligently integrated, a process variable, such as ion implantation which affects threshold voltage and voltage gain, shown in Fig. 40, can be throughout understood.

In this report, a comprehensive material of SUPREM, PISCES, and SPICE is reviewed and the calculation of extracting MOS parameter to build an interface program is proposed. We know the model must be verified by the measurement taken on test device which may be fabricated in a different foundry. HSPICE focuses on the needs of the integrated circuit designer with 17 MOSFET models to suit all tastes in industry. Sometimes, the modification of the equation inside the simulation package is strongly suggested to fit the measured data curve, such as HSPICE and PSPICE.

Therefore, with the knowledge of Semiconductor device, programming language in C and FORTRAN, and numerical analysis, an integrated simulation environment can be built.

voltage gain




Fig. 40. Plot of the voltage gain vs. the boron implantation energy[1].

## REFERENCES

1. Chung-Ping Wan, Bing J. Sheu, and Shih-Lien Lu, " Device and circuit Simulation Interface for an Integrated VLSI Design Environment, " IEEE Trans. Electron Devices, Vol. ED-7, PP.998-1004, Sep. 1988.
2. M. R. Pinto, C. S. Rufferty, H. R. Yeagu, R. W. Dutton, "PISCES-II Technical Report", Stanford University, 1985.
3. W. H. Kao, N. Fathi, J. A. Madden, C. Wen, " An Integrated Simulation System for Process-Device-Circuit Design. "
4. R. A. Hughes and J.D. Schott, " The future of automation for high volume wafer fabrication and ASIC manufacturing," Proc. IEEE, vol. 74, PP.1775, 1986.
5. D. A. Antoniadis and Robert W. Dutton, "Model for computer Simulation of Complete IC Fabrication Process", IEEE Electron Devices, Vol. ED-26, April, 1979.
6. T. Quarles, A. R. Newton, D. O. Pederson, A. S. Vincentelli, "SPICE 3A7 User's Guide", Electronics Research Laboratory, University of California, Berkeley, 1986.
7. H. Shichman and D. A. Hodges, "Modeling and Simulation of Insulated Gate Field Effect Transistor Switching Circuits", IEEE J. Solid-State Circuit, SC-3, 1968.
8. Hong June Park, Ping Keung Ko, and Chenming Hu, A Non-Quasi-Static MOSFET Model for SPICE-Transient Analysis,

- IEEE Trans. Electronic Devices, Vol. ED-36, PP.561-576,  
Apr. 1989.
9. A. Vladimirescu, A. R. Newton, and D. O. Pederson, SPICE2  
Version 2G User's Guide, University of California,  
Berkeley, 1980.
  10. A. Vladimirescu and S. Liu, The Simulation of MOS  
Integrated Circuits Using SPICE, University of  
California, Berkeley, 1980.
  11. K. M. Cham, S. Y. Oh, D. Chin, J. L. Moll, Computer-Aided  
Design and VLSI Device Development, Kluwer Academic  
Publishers, 1986.
  12. R. R. Razock, L. N. Lie, and B. E. Deal, J. Electrochem.  
Soc. 125, 2214, 1981.
  13. S. M. Sze, Physics of Semiconductor Devices, second  
edition, Wiley, New York, 1981.
  14. R. S. Muller, Theodore I. Kamins, Device Electronics for  
Integrated Circuits, John Wiley & Sons, 1986.
  15. P. Antognette, Giuseppe Massobrio, Semiconductor Device  
Modeling with SPICE, McGraw-Hill Book Company, 1988.
  16. J. E. Meyer, "MOS Models and Circuit Simulation," RCA  
Rev., 32, 1971.
  17. A. S. Grove, B. E. Deal, E. H. Snow, and C. T. Sah, Solid  
State Electronics, Vol. 8, pp. 145-163, 1965.

#### BIBLIOGRAPHY

- a. S. M. Sze, Physics of Semiconductor Devices, second edition, Wiley, New York, 1981.
- b. David K. Ferry, Lex A. Akers, Edwin W. Greeneich. Ultra large Scale Integrated Microelectronics, Prentice Hall, Englewood Cliffs, New Jersey, 1988.
- c. K. M. Cham, S. Y. Oh, D. Chin, J. L. Moll, Computer-Aided Design and VLSI Device Development, Kluwer Academic Publishers, 1986.
- d. Dileep A. Divekar, FET Modeling for Circuit Simulation, Kluwer Academic Publishers, Norwell, Massachusetts, 1988.
- e. S. M. Sze, Semiconductor Devices Physics and Technology, Bell Telephone Laboratories, Murray Hill, 1985.
- f. B. El-Kareh, R. J. Bombard, Introduction to VLSI Silicon Devices, Kluwer Academic Publishers, 1986.
- g. R. L. Burden, J. D. Faires, Numerical Analysis, PWS-KENT Publishing Company, Boston, 1989.
- h. P. Antognette, Giuseppe Massobrio, Semiconductor Device Modeling with SPICE, McGraw-Hill Book Company, 1988.
- i. Yannis P. Tsvividis, Operation and Modeling of The Mos Transistor, McGraw-Hill Book Company, 1987.
- j. Lance A. Glasser & Daniel W. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley Publishing Company, 1985.

APPENDIX A

Calculation Process for PISCES

\*\*\*\*\* PISCES-II Device Modeling Program \*\*\*\*\*

(Version 8822-C sun-68881)

Date and time = 25-Aug-89 14:55:37

```
1... title pn diode (fig 2a)
2... $ Steady-state forward bias analysis (w/ contact
   $ resistor)
3... mesh      in=pn.msh
4... $
5... contac  num=1 resis=1e5
6... symb    newton carr=2
7... method  rhsnorm xnorm autonr
8... models  temp=300 srh auger conmob fldmob print
9... $
10... solve   init ascii outf=pn2a0-r.asc
11... log     outf=IV-r.log
12... solve   vstep=0.1 nsteps=10 elect=1
13... solve   vstep=0.2 nsteps=4 elect=1
14... solve   v1=2  ascii outf=pn2a2-r.asc
15... $
16... end
```

```
*****
pn diode (fig 2a)
*****
```

```
Grid read from pn.msh
Date code = 25-Aug-89 14:34:53
```

```
Mesh statistics :
  Total grid points = 180
  Total no. of triangles = 236
  Obtuse triangles = 0 ( 0.0%)
```

Newton method carriers = 2

Constants :

Boltzmanns k = 8.61700e-05  
charge = 1.60200e-19  
permittivity = 8.85400e-14

Temperature = 300.  
Thermal voltage = 0.025851

Material data :

Num	Type	Rel	Permit
1	1		11.80

Semiconductor data :

type = 1.0000  
rel permit = 11.800  
log10(ni) = 10.160  
n-mobility = 1000.0  
p-mobility = 500.00  
vsat = 1.03494e+07  
taup0 = 1.00000e-07  
taun0 = 1.00000e-07  
egap(300) = 1.0800  
egalp = 4.73000e-04  
egbeta = 636.00  
affinity = 4.1700  
egap = 1.0800  
cnau = 2.80000e-31  
cpau = 9.90000e-32  
An\*\* = 110.00  
Ap\*\* = 30.000  
Nc = 2.80000e+19  
Nv = 1.04000e+19  
gcb = 2.0000  
gvb = 4.0000  
edb = 4.40000e-02  
eab = 4.50000e-02

Contacts :

Num	Work fn.	Vsurfn	Vsurfp	Resistance
1	0.000	0.000000e+00	0.000000e+00	1.000000e+05

Capacitance  
0.000000e+00



2 0.000 0.000000e+00 0.000000e+00 0.000000e+00  
0.000000e+00

Model flags :

SRH recombination = t  
Conc. dep. lifetime = f  
Auger recombination = t  
Band-gap narrowing = f  
Conc. dep. mobility = t  
Field dep. mobility = t  
Impact Ionization = f

Mobility model parameters :

Gsurf = 1.000000e+00  
B.elect = 2.000000e+00  
B.hole = 1.000000e+00

Solution for bias:

V1 = 0.0000000e+00 V2 = 0.0000000e+00

Initial solution

iter	psi-error	n-error	p-error	
0	1.2100e-15	1.2134e-21	1.5428e-19	RHS
1	1.1976e+01	5.2343e+00	1.1976e+01	
1	1.2385e-17	3.2185e-06	1.6137e-05	RHS
2	6.1309e+00	2.8829e+06	1.7463e+06	
2	2.9787e-18	2.6373e-06	1.3722e-06	RHS
3	1.9094e+00	4.8920e+00	8.6457e+00	
3	7.7556e-19	1.1680e-06	8.5473e-08	RHS
4	2.1607e-01	3.5895e+00	5.1160e+00	
4	5.9335e-26	5.8685e-09	3.5095e-10	RHS
5*	1.6560e-03	9.9886e-01	1.7864e+00	
5*	4.7580e-23	2.5566e-10	9.5634e-12	RHS
6	6.2307e-05	9.9991e-01	5.6005e+00	
6	5.0545e-30	2.1961e-15	3.8121e-17	RHS
7*	3.0450e-10	8.7955e-02	9.4912e-05	
7*	5.0953e-30	2.0969e-20	2.6292e-18	RHS
8*	4.8217e-14	1.5050e-05	1.4257e-09	

8*	5.0368e-30	3.8861e-21	1.4695e-18	RHS
9*	4.1777e-14	3.7639e-09	4.1549e-14	
9*	5.0368e-30	3.8642e-21	1.4695e-18	RHS

Electrode Conduction Current	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1	0.0000	1.19554e-31	1.46950e-18
2	0.0000	6.71993e-22	-2.34709e-26

Electrode Total Current	Flux (coul/micron)	Displacement Current (amps/micron)
1	-4.94367e-18	0.00000e+00
2	3.42226e-27	0.00000e+00

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 34.04  
 Total cpu time = 39.00  
 Solution written to pn2a0-r.asc

Solution for bias:  
 V1 = 1.0000000e-01      V2 = 0.0000000e+00

Previous solution used as initial guess

iter	psi-error	n-error	p-error	
0	5.0117e-30	3.8642e-21	1.0000e-06	RHS
1	3.8683e+00	3.8667e+00	3.5394e+00	
1	6.4099e-29	4.0159e-08	5.6025e-08	RHS
2	9.9459e-02	8.2470e+00	8.6174e+00	
2	4.3626e-30	1.0100e-09	9.6420e-11	RHS
3*	3.6382e-04	6.2437e-02	4.1006e-02	
3*	4.0784e-30	2.0222e-11	1.9965e-13	RHS
4*	1.3329e-06	2.3995e-03	1.3531e-03	
4*	4.1280e-30	2.5742e-13	9.0828e-16	RHS
5*	2.2513e-08	6.2228e-05	3.2757e-05	
5*	4.0938e-30	2.6215e-15	3.7587e-18	RHS

6*	1.6102e-10	1.1407e-06	6.6901e-07	
6*	4.1382e-30	2.9127e-17	2.1666e-18	RHS

Electrode Conduction Current	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1	0.1000	1.65801e-19	8.01658e-15
2	0.0000	-7.41886e-15	-5.95716e-16

Electrode Total Current	Flux (coul/micron)	Displacement (amps/micron)	Current (amps/micron)
1	-4.94367e-18		0.00000e+00
2	-4.31845e-26	0.00000e+00	-

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 21.30  
 Total cpu time = 61.14

Solution for bias:

V1 = 2.0000000e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	7.2841e-19	1.3846e-14	6.0842e-15	RHS
1	2.0756e-01	3.9941e-01	6.7646e+00	
1	4.2797e-30	7.2021e-09	1.5959e-10	RHS
2	1.1284e-02	1.3896e-02	3.0763e-02	
2	4.1559e-30	1.5215e-11	8.3917e-13	RHS
3*	4.8082e-06	3.6296e-05	1.3400e-04	
3*	4.1029e-30	2.8475e-14	3.9950e-16	RHS
4*	2.0543e-09	3.0406e-07	4.2086e-07	
4*	4.1002e-30	4.4910e-17	6.1131e-19	RHS

Electrode Conduction Current	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
---------------------------------	--------------------	-----------------------------------	-------------------------------

(amps/micron)				
1	0.2000	8.10130e-18	9.48662e-14	
9.48743e-14				
2	0.0000	-6.64992e-14	-2.83756e-14	-
9.48747e-14				

Electrode	Flux	Displacement	Current
Total Current	(coul/micron)		(amps/micron)
(amps/micron)			
1	-4.94367e-18		0.00000e+00
9.48743e-14			
2	-7.09418e-25	0.00000e+00	-
9.48747e-14			

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 15.90  
 Total cpu time = 77.08

Solution for bias:

V1 = 3.0000000e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	8.8206e-19	3.2788e-14	1.1622e-13	RHS
1	2.4027e-01	2.4028e-01	2.3596e-01	
1	4.3728e-31	1.0156e-08	1.9461e-10	RHS
2	1.5993e-02	1.9186e-02	4.1460e-02	
2	1.7374e-30	3.2754e-11	1.8115e-12	RHS
3*	9.8197e-06	7.0775e-05	2.6116e-04	
3*	3.7331e-30	8.7661e-14	1.5146e-15	RHS
4*	6.2684e-09	8.2234e-07	1.1556e-06	
4*	3.7480e-30	1.5056e-16	8.6360e-19	RHS

Electrode	Voltage	Electron Current	Hole Current
Conduction Current	(Volts)	(amps/micron)	(amps/micron)
(amps/micron)			
1	0.3000	3.87903e-16	1.94954e-12
1.94993e-12			
2	0.0000	-6.29432e-13	-1.32050e-12
1.94993e-12			

Electrode	Flux	Displacement	Current
Total Current			
(amps/micron)	(coul/micron)		(amps/micron)
1	-4.94367e-18		0.00000e+00
1.94993e-12			
2	-2.06944e-23	0.00000e+00	-
1.94993e-12			

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 16.02  
 Total cpu time = 93.14

Solution for bias:

V1 = 4.0000001e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	1.1009e-18	2.9661e-13	3.2251e-12	RHS
1	2.8302e-01	2.8306e-01	2.7347e-01	
1	3.6992e-30	1.6990e-08	3.4661e-10	RHS
2	2.3163e-02	2.6912e-02	5.8402e-02	
2	6.6373e-30	7.7554e-11	4.3404e-12	RHS
3*	2.1632e-05	1.5627e-04	5.3143e-04	
3*	4.8127e-30	3.1058e-13	6.0682e-15	RHS
4*	2.2493e-08	2.5906e-06	3.4023e-06	
4*	2.6358e-30	9.9174e-16	2.2827e-17	RHS

Electrode	Voltage	Electron Current	Hole Current
Conduction Current			
(amps/micron)	(Volts)	(amps/micron)	(amps/micron)
1	0.4000	1.85600e-14	6.95404e-11
6.95590e-11			
2	0.0000	-8.51892e-12	-6.10401e-11
6.95590e-11			

Electrode	Flux	Displacement	Current
Total Current			
(amps/micron)	(coul/micron)		(amps/micron)
1	-4.94366e-18		0.00000e+00
6.95590e-11			

2 -8.53301e-22 0.00000e+00 -  
 6.95590e-11

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 15.98  
 Total cpu time = 109.18

Solution for bias:  
 V1 = 5.0000001e-01 V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	1.4775e-18	3.3138e-12	1.4817e-10	RHS
1	3.0428e-01	3.0516e-01	2.7411e-01	
1	5.3512e-30	3.1457e-08	1.0043e-09	RHS
2	2.4519e-02	3.5413e-02	6.1714e-02	
2	8.6700e-31	2.1464e-10	1.8389e-11	RHS
3*	2.3502e-05	2.6529e-04	5.9717e-04	
3*	5.2538e-30	9.6581e-13	1.0223e-13	RHS
4*	2.9870e-07	3.6458e-06	2.2941e-06	
4*	1.3092e-30	3.6191e-15	4.9477e-16	RHS

Electrode Conduction Current	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1	0.4997	8.77881e-13	2.87792e-09
2	0.0000	-1.91767e-10	-2.68703e-09
2.87880e-09			
2.87880e-09			

Electrode Total Current	Flux (coul/micron)	Displacement (amps/micron)	Current
1	-4.94363e-18		0.00000e+00
2	-3.64709e-20	0.00000e+00	
2.87880e-09			
2.87880e-09			

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 16.20

Total cpu time = 125.42

Solution for bias:

V1 = 6.0000001e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	1.3523e-17	6.5537e-11	5.6043e-09	RHS
1	4.2455e-01	4.1395e-01	6.8982e-01	
1	3.5192e-30	1.1469e-07	2.8199e-08	RHS
2	7.8559e-02	1.5505e-01	4.5004e-01	
2	6.2293e-30	2.2861e-09	8.7123e-10	RHS
3*	8.6780e-03	2.9395e-03	7.3773e-03	
3*	5.6791e-30	3.3314e-10	1.4653e-10	RHS
4	1.1936e-03	4.0592e-04	1.0500e-03	
4	9.5052e-31	1.0933e-13	5.7105e-14	RHS
5*	4.0932e-07	1.1519e-07	3.2254e-07	
5*	4.1612e-30	7.6794e-17	3.7435e-17	RHS

Electrode Conduction Current	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1 6.64135e-08	0.5934	3.25921e-11	6.63809e-08
2 6.64135e-08	0.0000	-2.53824e-09	-6.38752e-08

Electrode Total Current	Flux (coul/micron)	Displacement	Current (amps/micron)
1 6.64135e-08	-4.94287e-18		0.00000e+00
2 6.64135e-08	-7.80089e-19	0.00000e+00	-

Absolute convergence criterion met for Poisson  
Absolute convergence criterion met for continuity  
Total cpu time for bias point = 20.28  
Total cpu time = 145.76

Solution for bias:

V1 = 7.0000001e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	1.1577e-16	2.9671e-10	5.5512e-08	RHS
1	7.8065e-01	7.9635e-01	8.5814e-01	
1	1.4157e-29	1.2302e-06	2.6840e-07	RHS
2	4.4696e-01	4.3923e-01	5.8549e-01	
2	2.7533e-30	1.3389e-07	3.4278e-08	RHS
3	3.8393e-02	3.2948e-02	1.3314e-02	
3	7.1658e-30	6.2345e-10	4.2224e-10	RHS
4*	1.8952e-04	9.6796e-05	5.6381e-05	
4*	3.1167e-30	1.1933e-12	5.0417e-12	RHS
5*	1.5970e-06	1.2470e-06	6.5157e-07	
5*	6.4227e-30	3.0605e-14	1.2541e-14	RHS

Electrode Conduction Current (amps/micron)	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)	
1	0.6616	4.50574e-10	3.83823e-07	
3.84273e-07				
2	0.0000	-1.01286e-08	-3.74145e-07	-
3.84273e-07				

Electrode Total Current (amps/micron)	Flux (coul/micron)	Displacement (amps/micron)	Current
1	-4.93904e-18		0.00000e+00
3.84273e-07			
2	-3.40041e-18	0.00000e+00	-
3.84273e-07			

Absolute convergence criterion met for Poisson  
Absolute convergence criterion met for continuity  
Total cpu time for bias point = 20.28  
Total cpu time = 166.08

Solution for bias:

V1 = 8.0000001e-01      V2 = 0.0000000e+00



Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	5.9720e-17	1.9888e-09	6.0837e-08	RHS
1	8.0458e-01	8.0437e-01	5.9824e-01	
1	3.1514e-30	2.7519e-06	1.3708e-07	RHS
2	3.6788e-01	6.7998e-01	1.2635e-01	
2	2.7670e-30	3.8219e-07	1.3834e-07	RHS
3	9.0363e-03	3.9647e-02	1.2485e-03	
3	5.7398e-30	7.3493e-10	1.5573e-10	RHS
4*	9.2535e-06	4.1023e-05	4.0086e-06	
4*	6.8047e-30	7.4215e-13	2.5812e-13	RHS
5*	3.8745e-09	7.5614e-08	7.8460e-09	
5*	4.6911e-30	2.4062e-15	9.1422e-16	RHS

Electrode Conduction Current (amps/micron)	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)	
1	0.7033	2.23499e-09	9.65054e-07	
9.67289e-07				
2	0.0000	-2.32936e-08	-9.43996e-07	-
9.67289e-07				

Electrode Total Current (amps/micron)	Flux (coul/micron)	Displacement Current (amps/micron)	
1	-4.93203e-18	0.00000e+00	
9.67289e-07			
2	-6.35497e-18	0.00000e+00	-
9.67289e-07			

Absolute convergence criterion met for Poisson  
Absolute convergence criterion met for continuity  
Total cpu time for bias point = 20.16  
Total cpu time = 186.30

Solution for bias:

V1 = 9.0000001e-01      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error
------	-----------	---------	---------

0	3.6816e-17	3.0777e-09	8.3561e-08	RHS
1	5.2005e-01	5.1904e-01	2.8630e-01	
1	2.9260e-30	1.8243e-06	1.6149e-07	RHS
2	9.8961e-02	1.3929e-01	3.1891e-02	
2	4.9049e-30	5.9638e-08	2.2731e-08	RHS
3*	8.9552e-04	2.6231e-03	7.9452e-05	
3*	3.5521e-30	2.1093e-09	7.4178e-10	RHS
4*	1.7271e-05	3.1759e-05	1.7214e-06	
4*	2.7282e-30	6.3730e-11	2.3039e-11	RHS
5*	3.2001e-07	9.0229e-07	5.3047e-08	
5*	7.9250e-31	1.7693e-12	6.5175e-13	RHS

Electrode Conduction Current (amps/micron)	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1	0.7303	6.28149e-09	1.69093e-06
2	0.0000	-4.10851e-08	-

Electrode Total Current (amps/micron)	Flux (coul/micron)	Displacement	Current (amps/micron)
1	-4.92324e-18	0.00000e+00	1.69721e-06
2	-8.79339e-18	0.00000e+00	-

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 18.74  
 Total cpu time = 205.08

Solution for bias:

V1 = 1.0000000e+00      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	2.4813e-17	2.9204e-09	7.0269e-08	RHS
1	2.9356e-01	2.9339e-01	1.4489e-01	
1	9.1062e-30	7.6141e-07	1.0034e-07	RHS
2	2.6091e-02	3.0830e-02	7.0677e-03	
2	5.2757e-30	5.0476e-09	2.1278e-09	RHS

3*	4.9525e-05	1.3049e-04	7.3957e-06	
3*	8.8796e-31	4.2761e-11	1.8058e-11	RHS
4*	2.6784e-07	3.8261e-07	3.6610e-08	
4*	1.6224e-30	3.2709e-13	1.4107e-13	RHS

Electrode	Voltage	Electron	Current	Hole	Current
Conduction Current					
	(Volts)	(amps/micron)		(amps/micron)	
(amps/micron)					
1	0.7496	1.30938e-08		2.49122e-06	
2.50431e-06					
2	0.0000	-6.29148e-08		-2.44140e-06	-
2.50431e-06					

Electrode	Flux	Displacement	Current
Total Current			
	(coul/micron)		(amps/micron)
(amps/micron)			
1	-4.91354e-18		0.00000e+00
2.50431e-06			
2	-1.07556e-17	0.00000e+00	-
2.50431e-06			

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 16.10  
 Total cpu time = 221.24

Solution for bias:

V1 = 1.2000000e+00      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	7.8735e-17	9.2779e-09	1.8208e-07	RHS
1	4.2213e-01	4.2172e-01	2.0778e-01	
1	2.2135e-29	2.4853e-06	3.7981e-07	RHS
2	6.0212e-02	7.6151e-02	1.5431e-02	
2	3.5248e-30	2.8580e-08	1.4206e-08	RHS
3*	2.2689e-04	6.8862e-04	4.5482e-05	
3*	2.2829e-30	4.6016e-10	2.5578e-10	RHS
4*	3.1132e-06	5.2624e-06	5.8064e-07	
4*	3.8809e-30	7.5135e-12	4.2371e-12	RHS

Electrode	Voltage	Electron	Current	Hole	Current
-----------	---------	----------	---------	------	---------

Conduction Current		(Volts)	(amps/micron)	(amps/micron)
(amps/micron)				
1	0.7764	3.60073e-08	4.20039e-06	
4.23640e-06				
2	0.0000	-1.17835e-07	-4.11856e-06	-4.23640e-06

Electrode	Flux	Displacement	Current
Total Current	(coul/micron)	(amps/micron)	(amps/micron)
1	-4.89271e-18	0.00000e+00	
4.23640e-06			
2	-1.37459e-17	0.00000e+00	-4.23640e-06

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 16.14  
 Total cpu time = 237.50

Solution for bias:  
 V1 = 1.4000000e+00      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	7.0956e-17	1.1299e-08	1.8166e-07	RHS
1	3.0316e-01	3.0408e-01	1.4668e-01	
1	2.4420e-30	1.7799e-06	2.3825e-07	RHS
2	2.8978e-02	3.1728e-02	7.1459e-03	
2	6.8119e-30	1.1989e-08	5.1818e-09	RHS
3*	4.7817e-05	1.1999e-04	1.2226e-05	
3*	2.3695e-30	1.1007e-10	4.6882e-11	RHS
4*	3.6759e-07	3.8623e-07	7.9503e-08	
4*	2.4214e-30	9.1949e-13	4.0002e-13	RHS

Electrode	Voltage	Electron Current	Hole Current
Conduction Current	(Volts)	(amps/micron)	(amps/micron)
(amps/micron)			
1	0.7950	7.21161e-08	5.97770e-06
6.04982e-06			
2	0.0000	-1.87292e-07	-5.86252e-06
6.04982e-06			

Electrode	Flux	Displacement	Current
-----------	------	--------------	---------

Total Current	(coul/micron)	(amps/micron)
(amps/micron)		
1	-4.87091e-18	0.00000e+00
6.04982e-06		
2	-1.59910e-17	0.00000e+00
6.04982e-06		-

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 16.14  
 Total cpu time = 253.68

Solution for bias:  
 V1 = 1.6000000e+00      V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	5.0683e-17	9.9209e-09	1.2544e-07	RHS
1	1.6620e-01	1.6811e-01	8.0620e-02	
1	7.6434e-30	4.3449e-07	1.1405e-07	RHS
2	7.8062e-03	8.3218e-03	1.5496e-03	
2	6.2797e-30	6.5417e-10	2.4498e-10	RHS
3*	2.3420e-06	7.2072e-06	8.3775e-07	
3*	5.0102e-30	1.2884e-12	4.4248e-13	RHS

Electrode	Voltage	Electron	Current	Hole	Current
Conduction Current	(Volts)	(amps/micron)	(amps/micron)	(amps/micron)	(amps/micron)
1	0.8094	1.21876e-07		7.78460e-06	
7.90647e-06					
2	0.0000	-2.71059e-07		-7.63541e-06	-
7.90647e-06					

Electrode	Flux	Displacement	Current
Total Current	(coul/micron)	(amps/micron)	(amps/micron)
1	-4.84860e-18		0.00000e+00
7.90647e-06			
2	-1.78010e-17	0.00000e+00	-
7.90647e-06			

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity

Total cpu time for bias point = 13.46  
 Total cpu time = 267.18

Solution for bias:

V1 = 1.8000000e+00 V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	3.7035e-17	9.2421e-09	9.6201e-08	RHS
1	1.0285e-01	1.0511e-01	5.0297e-02	
1	3.1956e-30	2.2742e-07	4.9843e-08	RHS
2	3.0035e-03	3.0520e-03	5.9616e-04	
2	7.1498e-30	1.0722e-10	5.3711e-11	RHS
3*	3.4331e-07	8.4649e-07	1.1504e-07	
3*	7.1456e-30	8.2466e-14	4.3697e-14	RHS

Electrode Conduction Current (amps/micron)	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1 9.78958e-06	0.8210	1.85455e-07	9.60412e-06
2 9.78958e-06	0.0000	-3.68982e-07	-9.42059e-06

Electrode Total Current (amps/micron)	Flux (coul/micron)	Displacement Current (amps/micron)
1 9.78958e-06	-4.82599e-18	0.00000e+00
2 9.78958e-06	-1.93326e-17	0.00000e+00

Absolute convergence criterion met for Poisson  
 Absolute convergence criterion met for continuity  
 Total cpu time for bias point = 13.46  
 Total cpu time = 280.70

Solution for bias:

V1 = 2.0000000e+00 V2 = 0.0000000e+00

Projection used to find initial guess

iter	psi-error	n-error	p-error	
0	2.8067e-17	8.8739e-09	7.2211e-08	RHS
1	6.9579e-02	7.1995e-02	3.4160e-02	
1	4.5438e-30	1.2521e-07	2.0340e-08	RHS
2	1.3432e-03	1.3548e-03	2.6637e-04	
2	3.1803e-30	2.9961e-11	1.3607e-11	RHS
3*	6.8924e-08	1.5020e-07	2.7168e-08	
3*	2.6803e-30	1.0878e-14	5.0536e-15	RHS

Electrode Conduction Current (amps/micron)	Voltage (Volts)	Electron Current (amps/micron)	Hole Current (amps/micron)
1 1.16903e-05	0.8310	2.62872e-07	1.14275e-05
2 1.16903e-05	0.0000	-4.80902e-07	-1.12094e-05

Electrode Total Current (amps/micron)	Flux (coul/micron)	Displacement Current (amps/micron)
1 1.16903e-05	-4.80318e-18	0.00000e+00
2 1.16903e-05	-2.06744e-17	0.00000e+00

Absolute convergence criterion met for Poisson  
Absolute convergence criterion met for continuity  
Total cpu time for bias point = 13.48  
Total cpu time = 294.30  
Solution written to pn2a2-r.asc

APPENDIX B

MOSFET Model Parameters for SPICE3A7[6].



	name	parameter	units	default	example
1	LEVEL	model index	-	1	
2	VTO	zero-bias threshold voltage	V	0.0	1.0
3	KP	transconductance parameter	A/V**2	2.0E-5	3.1E-5
4	GAMMA	bulk threshold parameter	V**0.5	0.0	0.37
5	PHI	surface potential	V	0.6	0.65
6	LAMBDA	channel-length modulation (MOS1 and MOS2 only)	1/V	0.0	0.02
7	RD	drain ohmic resistance	Ohm	0.0	1.0
8	RS	source ohmic resistance	Ohm	0.0	1.0
9	CBD	zero-bias B-D junction capacitance	F	0.0	20FF
10	CBS	zero-bias B-S junction capacitance	F	0.0	20FF
11	IS	bulk junction saturation current	A	1.0E-14	1.0E-15
12	PB	bulk junction potential	V	0.8	0.87
13	CGSO	gate-source overlap capacitance per meter channel width	F/m	0.0	4.0E-11
14	CGDO	gate-drain overlap capacitance per meter channel width	F/m	0.0	4.0E-11
15	CGBO	gate-bulk overlap capacitance per meter channel length	F/m	0.0	2.0E-10
16	RSH	drain and source diffusion sheet resistance	Ohm/sq.	0.0	10.0
17	CJ	zero-bias bulk junction bottom cap. per sq-meter of junction area	F/m**2	0.0	2.0E-4
18	MJ	bulk junction bottom grading coef.	-	0.5	0.5
19	CJSW	zero-bias bulk junction sidewall cap. per meter of junction perimeter	F/m	0.0	1.0E-9
20	MJSW	bulk junction sidewall grading coef.	-	0.50(level1) 0.33(level2,3)	
21	JS	bulk junction saturation current per sq-meter of junction area	A/m**2		1.0E-8
22	TOX	oxide thickness	meter	1.0E-7	1.0E-7
23	NSUB	substrate doping	1/cm**3	0.0	4.0E15
24	NSS	surface state density	1/cm**2	0.0	1.0E10
25	NFS	fast surface state density	1/cm**2	0.0	1.0E10
26	TPG	type of gate material: +1 opp. to substrate -1 same as substrate 0 Al gate	-	1.0	
27	XJ	metallurgical junction depth	meter	0.0	1U
28	LD	lateral diffusion	meter	0.0	0.8U
29	UO	surface mobility	cm**2/V-s	600	700
30	UCRIT	critical field for mobility degradation (MOS2 only)	V/cm	1.0E4	1.0E4
31	UEXP	critical field exponent in mobility degradation (MOS2 only)	-	0.0	0.1
32	UTRA	transverse field coef (mobility) (deleted for MOS2)	-	0.0	0.3
33	VMAX	maximum drift velocity of carriers	m/s	0.0	5.0E4
34	NEFF	total channel charge (fixed and mobile) coefficient (MOS2 only)	-	1.0	5.0

35	KF	flicker noise coefficient	-	0.0	1.0E-26
36	AF	flicker noise exponent	-	1.0	1.2
37	FC	coefficient for forward-bias depletion capacitance formula	-	0.5	
38	DELTA	width effect on threshold voltage (MOS2 and MOS3)	-	0.0	1.0
39	THETA	mobility modulation (MOS3 only)	1/V	0.0	0.1
40	ETA	static feedback (MOS3 only)	-	0.0	1.0
41	KAPPA	saturation field factor (MOS3 only)	-	0.2	0.5

SPICE BSIM (level 4) parameters.

name	parameter	units	1/w
VFB	flat-band voltage	V	*
PHI	surface inversion potential	V	*
K1	body effect coefficient	V <sup>1/2</sup>	*
K2	drain/source depletion charge sharing coefficient	-	*
ETA	zero-bias drain-induced barrier lowering coefficient	-	*
MUZ	zero-bias mobility	cm <sup>2</sup> /V-s	*
DL	shortening of channel	μm	*
DW	narrowing of channel	μm	*
U0	zero-bias transverse-field mobility degradation coefficient	V <sup>-1</sup>	*
U1	zero-bias velocity saturation coefficient	μm/V	*
X2MZ	sens. of mobility to substrate bias at V <sub>ds</sub> =0	cm <sup>2</sup> /V <sup>2</sup> -s	*
X2E	sens. of drain-induced barrier lowering effect to substrate bias	V <sup>-1</sup>	*
X3E	sens. of drain-induced barrier lowering effect to drain bias at V <sub>ds</sub> =V <sub>dd</sub>	V <sup>-1</sup>	*
X2U0	sens. of transverse field mobility degradation effect to substrate bias	V <sup>-2</sup>	*
X2U1	sens. of velocity saturation effect to substrate bias	μm V <sup>-2</sup>	*
MUS	mobility at zero substrate bias and at V <sub>ds</sub> =V <sub>dd</sub>	cm <sup>2</sup> /V <sup>2</sup> -s	*
X2MS	sens. of mobility to substrate bias at V <sub>ds</sub> =V <sub>dd</sub>	cm <sup>2</sup> /V <sup>2</sup> -s	*
X3MS	sens. of mobility to drain bias at V <sub>ds</sub> =V <sub>dd</sub>	cm <sup>2</sup> /V <sup>2</sup> -s	*
X3U1	sens. of velocity saturation effect on drain bias at V <sub>ds</sub> =V <sub>dd</sub>	μm V <sup>-2</sup>	*
TOX	gate oxide thickness	μm	*
TEMP	temperature at which parameters were measured	°C	*
VDD	measurement bias range	V	*
CGDO	gate-drain overlap capacitance per meter channel width	F/m	*
CGSO	gate-source overlap capacitance per meter channel width	F/m	*
CGBO	gate-bulk overlap capacitance per meter channel length	F/m	*
XPART	gate-oxide capacitance charge model flag	-	*
N0	zero-bias subthreshold slope coefficient	-	*
NB	sens. of subthreshold slope to substrate bias	-	*
ND	sens. of subthreshold slope to drain bias	-	*
RSH	drain and source diffusion sheet resistance	Ω/□	*
JS	source drain junction current density	A/m <sup>2</sup>	*
PB	built in potential of source drain junction	V	*
MJ	Grading coefficient of source drain junction	-	*
PBSW	built in potential of source drain junction sidewall	V	*
MJSW	grading coefficient of source drain junction sidewall	-	*
CJ	Source drain junction capacitance per unit area	F/m <sup>2</sup>	*
CJSW	source drain junction sidewall capacitance per unit length	F/m	*
WDF	source drain junction default width	m	*
DELL	Source drain junction length reduction	m	*

AN INTEGRATED SIMULATION FOR VLSI  
DESIGN ENVIRONMENT

BY

HOM-MING CHANG

B.S., Chinese Culture University, 1982  
M.S., Pittsburg State University, 1987

AN ABSTRACT OF A MASTER'S REPORT

submitted in partial fulfillment of the  
requirements for the degree

MASTER OF SCIENCE

Electrical Engineering and Computer Engineering  
College of Engineering

KANSAS STATE UNIVERSITY  
Manhattan, Kansas

1989

## ABSTRACT

With the increasing complexity of fabrication processes and decreasing physical sizes of the device structures in integrated circuits, integration of computer aided design tools is strongly needed for the automation of simulation procedures as well as for facilitating the designers to examine how a fabrication variable affects the final device, the circuit performance, and the product yield. This report describes an integration of process, device, and circuit simulators which are SUPREM, PISCES, and SPICE, respectively. Since the interface between SUPREM and PISCES has been completed, the methodology to write an interface program which links a device simulator with a circuit simulator is presented. Also, acceptable MOSFET models and extractions of MOSFET parameters for the SPICE simulator are reviewed and emphasized.