IMPROVEMENTS IN RADIATION DETECTION ELECTRONICS

by

KAH NEE ONG

B. Sc., Iowa State University, 1986

A MASTER'S THESIS

submitted in partial fulfilment of the

requirements for the degree

MASTER OF SCIENCE

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1988

Approved by:

[Signature]
Major Professor
I would like to thank Dr. M. S. P. Lucas, my major professor, for his academic advice, his encouragement and for providing his ideas on my research work that makes this thesis a success. I would also like to thank Dr. Gale G. Simons, and Dr. Brian K. Harms for serving as my committee members. Thanks also goes to my best friend, Dr. Li who has helped me in whatever way he could and for his support and encouragement.
## CONTENTS

<table>
<thead>
<tr>
<th>LIST OF FIGURES</th>
<th>vi</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIST OF TABLES</td>
<td>x</td>
</tr>
<tr>
<td>INTRODUCTION</td>
<td>1</td>
</tr>
</tbody>
</table>

### CHAPTER 1. EXISTING RADIATION DETECTION ELECTRONICS TECHNIQUES

1.1 The Wilkinson-type ADC

1.1.1 Operating Principle of Wilkinson-type ADC  
1.1.2 Disadvantages of Wilkinson-type ADC  
1.1.3 Improvements in Wilkinson-type ADC

1.2 The Successive Approximation ADC

1.2.1 Operating Principle of Successive Approximation ADC  
1.2.2 Disadvantages of Successive Approximation ADC  
1.2.3 Improvements in Successive Approximation ADC

### CHAPTER 2. NEW RADIATION DETECTION ELECTRONICS TECHNIQUES

2.1 Principle of Operation of Dual Rate Integrating ADC

2.1.1 Sampling of Input Voltage Amplitude of Dual Rate Integrating ADC

2.1.2 Analog to Digital Conversion of Dual Rate Integrating ADC

2.2 Concepts of Dual Rate Integrating Techniques

2.2.1 Sampling Theory of Dual Rate Integrating Techniques
2.2.2 Conversion Theory of Dual Rate Integrating Techniques 24
2.2.3 Derivation of Threshold Voltage of Dual Rate Integrating Techniques 25
2.3 Error Sources of Dual Rate Integrating Techniques 28
  2.3.1 Offset Error 28
  2.3.2 Gain Error 28
  2.3.3 Hold Capacitor Dielectric Absorption 30
  2.3.4 Error due to Noise 30
  2.3.5 Linearity Error 31
2.4 Advantages of Dual Rate Integrating ADC 33

CHAPTER 3 DESIGN OF DUAL RATE INTEGRATING ADC 34
  3.1 Design Specifications 34
  3.2 Use of CMOS Integrated Circuits 34
  3.3 Basic Circuit Parts of Design 34
    3.3.1 Sample-hold Circuit Design 35
      Derivation of Sampling Transient Voltage of Hold Capacitor, \( C_1 \) 38
      Voltage Follower of Sample-hold Circuit 39
      Sources of Leakage Current of Sample-hold Circuit 42
      Advantages of using CMOS Switches 42
    3.3.2 Current Sources Design 43
      MICRO-CAP Analysis of Current Source 45
    3.3.3 Comparators Design 53
      Reducing Noise Effect in Comparators 53
      Analysis of Comparator with Hysteresis 55

iii
Output Voltage Logic of Comparators 55
3.3.4 RC Relaxation Oscillator/Clock Design 59
3.3.5 Switching Control Logic Design 62
Operation of the Switching Control Logic Circuit 62

CHAPTER 4. IMPLEMENTATION AND TESTING OF DUAL RATE INTEGRATING ADC 65

4.1 Performance of Sample-hold Circuit 65
4.1.1 Transfer Function of Sample-hold Circuit 66
4.1.2 Effect of Hold Capacitor Size on Sampling Time and Output Performance 68
4.2 Performance of Current Sources 72
4.3 Comparators Performance 77
4.4 Performance of RC Relaxation Oscillator/Clock 78
4.5 Dual Rate Integrating ADC Performance 80
4.6 Switching Control Logic Performance 91
4.7 Increase in Sampling and Conversion Rate of Dual Rate Integrating ADC 94
4.7.1 Increase in Sampling and Conversion Rate Using Smaller Size Hold Capacitor 94
4.7.2 Increase in Sampling and Conversion Rate Using Larger Integrating Currents 97
4.7.3 Increase in Sampling and Conversion Rate by Reducing Threshold Absolute Voltage 100
4.8 Improving the Accuracy of the Dual Rate Integrating ADC 103

CONCLUSION 109

REFERENCES R-1
APPENDIX A TESTING VOLTAGE OFFSET OF OPERATIONAL AMPLIFIER

APPENDIX B CMOS SWITCH ON RESISTANCE
<table>
<thead>
<tr>
<th>Fig.</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Wilkinson-type ADC waveforms.</td>
<td>4</td>
</tr>
<tr>
<td>2.</td>
<td>Periodicity unbalance of ordinary Wilkinson-type ADC (after Kinbara[1])</td>
<td>7</td>
</tr>
<tr>
<td>3.</td>
<td>Cyclic channel deviation of the spectrum obtained with the VDDO method (after Kinbara[1]).</td>
<td>8</td>
</tr>
<tr>
<td>4.</td>
<td>Typical successive approximation ADC schematic.</td>
<td>10</td>
</tr>
<tr>
<td>5.</td>
<td>A simplified block diagram of a successive approximation ADC (after Gobbur[4]).</td>
<td>14</td>
</tr>
<tr>
<td>6.</td>
<td>Circuit schematic of successive approximation ADC with nonlinearity correction (after Brendle[5])</td>
<td>15</td>
</tr>
<tr>
<td>7.</td>
<td>Block diagram of dual rate integrating ADC.</td>
<td>18</td>
</tr>
<tr>
<td>8.</td>
<td>Circuit diagram of dual rate integrating ADC.</td>
<td>19</td>
</tr>
<tr>
<td>9.</td>
<td>Dual rate integrating ADC conversion.</td>
<td>21</td>
</tr>
<tr>
<td>10.</td>
<td>Multichannel-analyser channel distribution.</td>
<td>27</td>
</tr>
<tr>
<td>11.</td>
<td>Dual rate integrating ADC’s error due to voltage offset.</td>
<td>29</td>
</tr>
<tr>
<td>12.</td>
<td>Dual rate integrating ADC’s error due to gain factor.</td>
<td>32</td>
</tr>
<tr>
<td>13.</td>
<td>Sample-hold circuit part of dual rate integrating ADC.</td>
<td>36</td>
</tr>
<tr>
<td>14.</td>
<td>Transfer function of the summing inverting amplifier.</td>
<td>37</td>
</tr>
<tr>
<td>15.</td>
<td>Sampling circuit using the summing inverting amplifier.</td>
<td>40</td>
</tr>
<tr>
<td>16.</td>
<td>The effect of reducing hold capacitor C1 on the sampling rate.</td>
<td>41</td>
</tr>
</tbody>
</table>
Fig. 17. Howland current pump circuit schematic.  
Fig. 18a. Howland current source with C load.  
Fig. 18b. Input voltage of C load Howland current source.  
Fig. 18c. Output current waveform of Howland current source.  
Fig. 19a. Howland current source with R load.  
Fig. 19b. Input voltage of R load Howland current source.  
Fig. 19c. Output current waveform of Howland current source.  
Fig. 20a. Dual rate integrating ADC with volt-res. current sources.  
Fig. 20b. MICRO-CAP analysis of Figure 20a.  
Fig. 21a. Dual rate integrating ADC with Howland current sources.  
Fig. 21b. MICRO-CAP analysis of Figure 21a.  
Fig. 22. Circuit schematic for LM339 comparators.  
Fig. 23a. A comparator with positive feedback/hysteresis.  
Fig. 23b. Upper and lower threshold introduced with hysteresis.  
Fig. 23c. Output of comparator showing where transitions occur.  
Fig. 23d. Transfer function of comparator with hysteresis.  
Fig. 24. RC Relaxation oscillator/timer.  
Fig. 25. Switching control logic circuit.  
Fig. 26. Hold capacitor C1 versus sample-hold time tsh.
Fig. 27. Voltage droop effect of dual rate integrating ADC with small hold capacitor C1 = 0.01E-6F.

Fig. 28. Output characteristic of Howland current source.

Fig. 29. Simple current sources.

Fig. 30a. Dual rate integrating ADC showing non-linearity in integrating slope using the current source of Figure 29.

Fig. 30b. Dual rate integrating ADC showing linearity in integrating slope using the Howland current sources.

Fig. 31a. RC relaxation oscillator/timer output waveform.

Fig. 31b. RC relaxation oscillator/timer voltage across the capacitor C5 waveform.

Fig. 32. The dual rate integrating ADC output for C1 = 0.039E-6F, Vt = -0.077V, I1 = 4.85 mA and I2 = 0.076 mA.

Fig. 33a. Switch SW2 on time (tsw2on) vs. analog voltage (Vo).

Fig. 33b. Switch SW3 on time (tsw3on) vs. analog voltage (Vo).

Fig. 34a. Total counts for SW2 & SW3 on time (TC) vs. input voltage (Vin).

Fig. 34b. Total counts error for SW2 & SW3 on time (ETC) vs. input voltage (Vin).

Fig. 35a. Switching clock waveform.

Fig. 35b. Dual rate integrating ADC waveform.

Fig. 35c. Switch SW1 switching waveform.

Fig. 35d. Switch SW2 switching waveform.

Fig. 35e. Switch SW3 switching waveform.
Fig. 36. Timing diagram of dual rate integrating ADC.  

Fig. 37. Hold capacitor (C1) vs sample-conversion time (tshc).  

Fig. 38a. Slower sample-conversion time with smaller integrating currents  

Fig. 38b. Faster sample-conversion time with larger integrating currents.  

Fig. 39a. Faster sample-conversion time with smaller threshold absolute voltage.  

Fig. 39b. Slower sample-conversion time with larger threshold absolute voltage.  

Fig. 40. a) experimental and b) accurate switch SW2 turn on interval (tsw2on) vs. input voltage (Vin).  

Fig. 41. a) experimental and b) accurate switch SW3 turn on interval (tsw3on) vs. input voltage (Vin).  

Page 93 96 99 102 102 107 108
LIST OF TABLES

Table 1. Output voltages corresponding to input voltages for the sample-hold circuit.

Table 2. Sample-hold time of different size hold capacitor C1.

Table 3. Output current Iout and max. load resistance Rlmax (for 1% change in Iout) corr. to the input voltage, V2 for Howland current source.

Table 4a. Switch SW2 turn on interval, integrating currents I1 and I2 and their ratio and output voltage, Vo for input voltage, Vin in range [-5, +5] V.

Table 4b. Switch SW3 turn on interval, integrating currents I1 and I2 and their ratio and output voltage, Vo corresponding to input voltage, Vin.

Table 5. Experimental SW2 & SW3 'on' time counts and their total counts, theoretical total counts and experimental total count error for various input voltage, Vin in range [-5, +5] V.

Table 6. The sample-hold time, tsh, conversion time, tc and sample-conversion time, tshc for different size of hold capacitor C1.

Table 7. The sample-conversion time of the dual rate integrating ADC with different currents I1 and I2 values while maintaining the current ratio.

Table 8. The sample-conversion time corresponding to the current values, current ratio, and threshold voltage.

Table 9a. The experimental and calculated switch SW2 'on' time, tsww2on and integrating currents I1 and I2 values and their ratio corresponding to input voltage Vin.

Table 9b. The experimental and calculated switch SW3 'on' time, tsww3on and integrating currents I1 and I2 values and their ratio corresponding to input voltage Vin.
INTRODUCTION

This thesis is primarily concerned with the design, construction, and testing of a low-power, high-accuracy, dual-rate integrating analog-to-digital converter (ADC) with a relatively fast conversion rate. Such ADCs are useful for applications in digital audio systems, radiation detection electronics, and portable digital filtering systems. However, in this thesis, attention is focused on improving the radiation detection electronics.

Two types of ADCs that have commonly been used in radiation detection electronics are the Wilkinson-type ADCs and the successive approximation ADCs. The Wilkinson-type ADCs are popular because of their simple circuits and relatively fast conversion rate. The successive approximation ADCs are used because of their high speed. However, where high accuracy is required in radiation detection electronics, these two types of ADCs require correction circuits. Several correction circuit techniques have been reported and are described in the thesis. Unfortunately these correction circuits require more components and therefore increase the power consumption.

The dual-rate integrating ADC is able to provide high accuracy by taking advantage of its linear and continuous analog-to-digital conversion behavior which depends on using accurate sample-hold circuit, accurate and stable system clock and accurate switching control logic. In this
thesis, each of this circuit part will be studied in detail. Another advantage of this converter includes the good input voltage noise rejection since the input voltage is sampled first into the hold capacitor. Because the sampling time is required in addition to the conversion time, a fast and accurate sample-hold circuit with small capacitor size can be used to reduce the sampling time.

This thesis will also look at how to reduce the conversion time using the dual-rate integrating technique. Three methods to be discussed include using smaller size hold capacitor, using larger integrating currents while maintaining their ratio and reducing the absolute threshold voltage of the coarse count comparator. Moreover, because this ADC circuit can be made simpler through careful design and the correction circuit for it is redundant, a low-power ADC system can be built. Because of the several advantages of this ADC, it can possibly be used to replace the commonly-used Wilkinson-type ADC in radiation detection electronics especially where high-accuracy, low-power and relatively fast conversion rate are required.
CHAPTER 1. EXISTING RADIATION DETECTION ELECTRONICS
TECHNIQUES

1.1. The Wilkinson-Type ADC

The Wilkinson-type ADC has been widely accepted in radiation detection electronics because it is a simple, relatively fast and has better differential linearity than successive approximation ADC.

1.1.1 Operating Principle of the Wilkinson-Type ADC

The operating principle of the Wilkinson-type ADC is shown graphically in Figure 1. The input pulse (a) of amplitude Vamp is first stretched to pulse (b) with the same amplitude as pulse (a) using a pulse stretcher circuit. The amplitude information of pulse (a) is therefore retained in pulse (b). At the amplitude of input pulse (a), a voltage ramp (c) of constant slope and good linearity is produced from a linear ramp generator. Simultaneously, a gate signal (d) is produced and turned on. The gate signal is turned on until the comparator senses the ramp voltage (c) as equal to the stretched waveform (b) amplitude. The pulses are counted during the time the gate signal is on. The number of pulses counted or recorded is proportional to the gate signal (d) turn-on time which is also proportional to the input pulse amplitude. Therefore, the number of pulses recorded is a measure of the amplitude of the input pulse signal.
Fig. 1. Wilkinson-type ADC waveforms. (a) Input pulses; (b) Stretched input pulses; (c) Linear ramp; (d) Gate signal; (e) Clock pulses.
1.1.2 Disadvantages of the Wilkinson-Type ADC

Though this type of converter circuit is simple, it has three main error sources, namely:

a). The stretched pulse is not identical in height to the input pulse,
b). The linearity of the ramp and the slope stability,
c). The stability of the pulse generator/counting clock frequency.

Moreover, the speed of conversion of this type of converter is slower than that of the successive approximation ADC.

1.1.3 Improvements in the Wilkinson-Type ADC

In a publication entitled, "Increase in speed of Wilkinson-type ADC and improvement of differential non-linearity", by Kinbara[1], a method called Variable Digital Digital Offset (VDDO) is developed. It can be seen from the Wilkinson-type ADC spectra in Figure 2, there is a large variation in the width of the odd-even channel. According to the author, this is the result of the changes in the triggering level of the channel scalar between the odd and even positions. In other words, the channel scalar interacts with the whole counting system during either the odd number or even number positions, resulting in different triggering level of the channel scalar when in odd and even channel positions. This problem results in differential
non-linearity. The VDDO method which is similar to the sliding-scale technique can be used to improve the differential non-linearity of the Wilkinson-type ADC by distributing the odd-even errors in the Wilkinson-type ADC over a number of channels. The result is a reduced differential non-linearity value to +/-0.043 % (See Figure 3), with an increased clock rate of 300 Mhz but this complicates the Wilkinson-type ADCs by requiring more components. This means increase the power consumption at higher clock frequency.
Fig. 2. Periodicity unbalance of ordinary Wilkinson-type ADC (after Kinbara[1]).
Fig. 3. Cyclic channel deviation of the spectrum obtained with the VDDO method (after Kinbara[1]).
1.2 The Successive Approximation ADC

Besides the Wilkinson-type ADC, the successive approximation ADC is also commonly used in the radiation detection electronic because of its very fast conversion rate.

1.2.1 Operating Principle of the Successive Approximation ADC

The successive approximation ADC consists of the digital-to-analog converter (DAC), a comparator and a successive approximation register as shown in Figure 4. The DAC and the successive approximation register are placed in the feedback loop with the comparator.

The DAC output is compared with the analog input pulse amplitude, starting from the high order bit to the least order bit, one bit by one bit. The bit is first set to 1. If the DAC output is greater than the input, the bit is set to zero. However, if the DAC output is less than the input, the bit is left at one. The register then moves on to the next bit. At the end of the conversion, those bits left in the one state cause a current to flow at the output of the DAC. This current should equal the current $I_{in}$ to within +/- 1/2 LSB. These techniques are capable of high speed conversion because an 'n' bit conversion requires only 'n' trials (typically 100,000 conversion per second).
Fig. 4. Typical successive approximation ADC schematic.
1.2.2 Disadvantages of Successive Approximation ADC

Despite that the successive approximation ADC conversion time is faster than the Wilkinson-type ADC for larger number of analyzer channels (the conversion time of successive approximation ADC increases as the logarithm of the number of channels compared with the conversion time of the Wilkinson-type ADC which increases linearly with the number of analyzer channels), it has some disadvantages.

a). Its linearity and differential linearity is worse than that of the Wilkinson-type ADC. This accuracy is affected by the cumulative errors arising in the subtraction process.

b). Critical components are required for achieving circuit linearity. These components may be costly. Components matching to achieve accuracy is also very important.

c). It must be used in conjunction with a sample and hold when the input is an AC signal.

1.2.3 Improvements in Successive Approximation ADC

Since the dominant accuracy error of the successive approximation ADC is its differential nonlinearity, methods to improve the differential linearity of the successive approximation ADCs have been reported.

One method known as the Gatti method[2] or the sliding-scale method, subtracts a random level ranging up to a few
bits from the analogue signal while adding the equivalent digital code to the digital output. The error in channel widths produced by variations in the components that make the digital to analog comparison is distributed over several channels, thereby improving the differential linearity.

Another method, the cycling or the interactive technique method, is reported by Kandiah et al[3]. In this method, a smaller number of precision resistors is used than in the conventional successive approximation method. The stretcher input signal is held in the first sample-hold circuit. This signal is compared with a voltage that is equal to the most significant bit voltage. A voltage equal to the most significant bit is subtracted from the signal voltage if the signal voltage is more than the most significant bit voltage. The difference is then precisely amplified by a factor of two. The resulting signal is stored in the second sample-hold circuit. The first sample-hold circuit is cleared. The signal from the second sample-hold circuit is then transferred to the first sample-hold circuit. The process is repeated for the next bit until all the bits are processed. The disadvantages of this method are:

a). The subtracting signal and the transients in the sample -hold circuit must settle before the next cycle can begin.

b). Time is wasted during the transfer from one sample
-hold circuit to the other.

Another method as reported by Gobbur et al[4] has the improved successive approximation ADC shown in Figure 5 below. This method allows faster coding than the other two methods described above. The allowable bit setting time for the major bits has been increased without adding to the total coding time by allowing the initial accuracy of the setting of the major bits to be within eight channels. This error is corrected to an accuracy of a fraction of a channel towards the end of the coding time, when the major bits have settled. The author claims that this scheme can achieve a differential nonlinearity of better than 20% in the basic encoder which is a large error and a total coding time of 4 microseconds, and if this scheme is combined with the 6-bit sliding register (Gatti's method), a differential nonlinearity less than 0.5% results.

Another method of improving the differential nonlinearity of the successive approximation ADC was reported by Brendle[5]. The scheme is as shown in Figure 6. A correction circuit which consists of the programmable read-only memory (PROM) and a correction DAC is added to the conventional successive approximation ADC. The PROM contains the correction numbers. When the digital word is fed into the main DCA, the PROM input is also addressed. The required main DAC accuracy and hence the correction
Fig. 5. A simplified block diagram of a successive approximation ADC (after Gobbur[4]).
Fig. 6. Circuit schematic of successive-approximation ADC with nonlinearity correction (after Brendle[5]).
accuracy, determines the correction number word length, and usually 8 bits will be enough. The correction DAC is used to convert the selected correction number. The output from the correction DAC is superimposed on the main DAC’s output. The determination of the correction numbers to be stored in the PROM is described by the author.

A recent method for reducing the differential nonlinearity (DNL) of the nuclear ADC is reported by Vaidya, et al[6]. The method uses the interpolation technique to derive the quantisation steps corresponding to the last n bits of the digital code by dividing the quantisation steps due to higher significant bits of the DAC, using a chain of resistors. These quantisation steps are then compared with the analog voltage to be digitized, Va using the comparators. Va is applied as a voltage shift at both ends of the chain. The output states of the comparators' define the n bit code. A method to neutralize the comparators errors is given by the authors. The authors report a DNL of less than +/- 1% over most of the channels for a 12 bit ADC and a conversion time of about 4.5 microsecond. For further reduction of DNL, Gatti's sliding-scale technique is added. This method requires many comparators and resistors which need to be matched. The correction circuit added increases the power dissipation and the mathematical interpretations of the circuit operation are tedious too.
The Wilkinson-type ADCs and the successive approximation ADCs that have commonly been used in the radiation detection electronics require additional circuits to improve their differential linearity. This requires more components and increases the power dissipation. Another method known as the dual-rate or the coarse-fine integrating method, is able to achieve high accuracy and resolution without complex circuitry. When CMOS integrated circuits are used to fabricate the dual-rate integrating ADC, the power dissipation is greatly reduced.

A high-speed, high-resolution and low-power dual-rate integrating ADC has been reported by Liu and Niu[7] for the radiation detection electronic application. Similar or slight variations of the coarse-fine integrating ADCs have also been reported by Sugawara et al[8], Taha[9], and Koyanuma et al[10].

2.1 Principle of Operation of Dual-Rate Integrating ADC

The block diagram of a basic coarse-fine integrating ADC is as shown in Figure 7. The circuit diagram is shown Figure 8.
Fig. 7. Block diagram of dual-rate integrating ADC.
Fig. 8. Circuit diagram of dual-rate integrating ADC.
2.1.1 Sampling of Input Voltage Amplitude of Dual Rate Integrating ADC

Initially all the switches SW0 - SW3 are opened. With the START/RESET command, switch SW0 is closed and the hold capacitor C, is zeroed to eliminate offset errors. When SW0 is opened, a sample of the preamplified analog input pulse is ready. With the closing of SW1, the analog input pulse of a certain voltage amplitude is transferred into the hold capacitor C by the integration process as shown in Figure 9. A sample-hold circuit can also replace the integrator circuit. After C has been charged up during a fixed sampling period, the maximum voltage on C is proportional to the sampled analog input pulse voltage amplitude.

The maximum voltage on C can also have a reverse polarity to the analog input voltage amplitude, depending on the summing and amplification logic circuit used before the sample-hold circuit. The utilisation of the summing and amplification circuit however does not alter the input voltage amplitude information because of the proportional relationship of the capacitor maximum voltage (the amount of charge stored in C) to the input pulse voltage amplitude. The input pulse voltage amplitude information is thus stored in C for as long as all the switches are opened, assuming negligible current leakages of the switches in the 'off' state and a low dielectric absorption
Fig. 9. Dual-rate integrating ADC conversion.
capacitor. This helps to stabilise the input pulse amplitude information when conversion takes place later.

2.1.2 Analog-to-Digital Conversion of Dual-Rate Integrating ADC

The conversion of the analog input to digital form takes place when switch SW1 is opened and SW2 is closed. SW2 provides a larger current I1 flow to C than when SW3 is closed. This current allows a faster discharge of the capacitor inorder to speed up the conversion. Since the rate of change of voltage across the capacitor is proportional to the current through the capacitor if the capacitor is fixed. As C discharges, the voltage drop across C is compared to the threshold voltage Vt of the first comparator C1. As long as C voltage is less than that of Vt, the output voltage from C1 enables the upper level counter to count. When C voltage exceeds Vt, the upper level counter stops counting and the control logic causes SW2 to open and SW3 to close simultaneously if high accuracy counting is required. The closing of SW3 allows a smaller current I2 to discharge C. This means conversion occur at slower rate inorder to maintain accuracy for low order bits where noise becomes significant compared to the input voltage level. The discharge of C proceeds and the voltage across C is compared with that of the second comparator C2. The low level counter is enabled until C is completely discharged to zero threshold voltage. SW3
then opens and SWO closes to zero the capacitor and the sample and conversion cycle is repeated.

2.2 Concepts of Dual-Rate Integrating Techniques

2.2.1 Sampling Theory of Dual-Rate Integrating ADC Techniques

Figure 9 shows graphically the analog input pulse amplitude to digital conversion. During the time interval (t_1 - t_0), the input pulse is sampled by the integrator. For a positive amplitude input pulse, output voltage of the integrator Vo will have negative polarity.

\[ V_o = - \left( \frac{1}{R \cdot C} \right) \cdot \int V_{in} \, dt \quad \text{(assuming switch SW1 'on' resistance is negligible)} \]

\[ \frac{dV_o}{dt} = - \frac{V_{in}}{R \cdot C} \]

The rate of sampling depends on the size of the values of R and C. If smaller values of R and/or C are used, obviously the rate of sampling of the input pulse increases. If the time interval (t_1 - t_0) is made equal to 16-2/3 msec (when operating on 60 Hz power lines), integration of the input pulse occurs for exactly one cycle of the power-line frequency, giving a good rejection of power-line interference. This, however, restricts the speed of conversion of the input pulse. If faster sampling of the input pulse is required, good shielding and
filtering can be used to reduce the noise effect from external sources.

2.2.2 Conversion Theory of Dual-Rate Integrating Techniques

From Figure 9, because Vo has negative polarity, the capacitor C is said to be charged up negatively during the time interval (t1 - t0). During the time interval (t2 - t1), when switch SW2 is closed, C integrates with a constant current I1. If Q is the original charge stored in C at time t1, with constant current I1,

\[ \Delta V = \Delta Q / C = (I \cdot \Delta t) / C \]

\[ \Delta V / \Delta t = \text{Slope 1} = I1 / C \]

Thus the slope of integration can be kept constant if the current I1 is kept constant since C is fixed. Similarly when SW2 is closed during the time interval (t3 - t2), the slope of integration, slope 2, is kept constant with constant current I2.

\[ \text{Slope 2} = I2 / C \]

The fact that slope 1 and slope 2 are maintained constant with constant currents I1 and I2 respectively, is to obtain linear slopes for accurate coarse and fine counting of the clock pulses as the total number of clock pulses counted for the coarse and fine count is to be proportional to the input pulse amplitude.
2.2.3 Derivation of Threshold Voltage of Dual-Rate Integrating Techniques

To determine the channel number or channel address in the multi-channel analyzer for pulse-height analyses, the current ratio $I_1/I_2$ has to be equal to $2^n$, where $n$ is the lower level counter number of bits. This means

$$I_1 = 2^n \times I_2 \quad \text{...........(3)}$$

Also the threshold voltage $V_t$ has to be related to the upper and lower level counter number of bits. Referring to Figure 9, if $m$ is the number of bits of upper level counter and for 2 clock cycles count, $V_o = V_{omax}$

Slope 1 = $(V_t - V_o) / (t_2 - t_1) = I_1 / C \quad \text{...........(4)}$

Slope 2 = $(0 - V_t) / (t_3 - t_2) = I_2 / C \quad \text{...........(5)}$

From (3) $I_1 = 2^n \times I_2$

(4) div. by (5)

$= \frac{(V_t - V_o) \times (t_3 - t_2)}{(-V_t \times (t_2 - t_1))} \times 2^n$

$(V_t - V_o) = -((t_2 - t_1) \times 2^n \times V_t) / (t_3 - t_2)$

$V_o = V_t \times (1 + ((t_2 - t_1) \times 2^n) / (t_3 - t_2))$

$V_t = V_o / (1 + ((t_2 - t_1) \times 2^n) / (t_3 - t_2)) \quad \text{...........(6)}$

Since the two phases are synchronized by a main counting clock, let $t_{clk}$ represents the counting clock period and
\[ N_1 = \text{no. of clock pulses during time interval (t}_2 - t_1) \]
\[ N_2 = \text{no. of clock pulses during time interval (t}_3 - t_2) \]

Then, \((t_2 - t_1) = N_1 \times t_{clk}\)
and \((t_3 - t_2) = N_2 \times t_{clk}\)

For \(V_0 = V_{\text{omax}}\), \(N_1 = 2\), \(N_2 = 2\)

\[ V_t = \left( V_{\text{omax}} \times (2^n - 1) \right) / (2^{(m+n)} - 1) \]

\[ V_t = V_{\text{omax}} / (1 + 2) \quad \text{if } m = n \]

With an \(n\)-bit lower level counter and a \(m\)-bit upper \((m+n)\)
level counter, a total of \(2^n\) channels for the
multi-channel analyzer is possible. The channel width for
the coarse count is \(2^n\) times the channel width for the fine
count. Therefore the address register for the coarse count
advances through \(2^n\) channels from one address to the
subsequent address. The channel width of the multichannel
analyzer for the fine count is therefore \(V_{\text{omax}} / (2^{(m+n)} - 1)\). The multichannel analyzer channel distribution is
shown in Figure 10.
Fig. 10. Multichannel-analyser channel distribution.
2.3 Error Sources of Dual-Rate Integrating Techniques

Several factors can contribute to the errors in the dual-rate integrating ADCs. These errors affect the linearity of this type of converter and hence its accuracy. However, these errors can be minimized as will be discussed in the latter part of the thesis.

2.3.1 Offset Error

This type of error is due to offsets in the input circuits, the operational amplifiers and the comparators used. The voltage droop across the hold capacitor also introduces offset error into the ADCs. This voltage droop is due to leakage current through the capacitor, the analog switches in 'off' state, the high input bias current of the operational amplifier, and the stray capacitance. The result is a relative shift in error of the input pulse amplitude by a factor of the offset value as shown in Figure 11.

2.3.2 Gain Error

Gain error occurs if the digital code output value is a scaled factor of the actual digital code output value corresponding to the input pulse amplitude. The gain error results from the error in the gain of the operational amplifier used or the error in the constant current value used to discharge the capacitor. Graphically, the gain
Fig. 11. Dual-rate integrating ADC's error due to voltage offset.
error effect is as shown Figure 12.

2.3.3 Hold Capacitor Dielectric Absorption

Some types of capacitors have high dielectric absorption. This uses up a very small percentage of the charge in rearranging the charges within the capacitor and does not appear as a voltage drop across the capacitor. The assumption that the voltage change across the capacitor is exactly proportional to the integral of the current through the capacitor, is no longer valid. A high quality capacitor with low dielectric absorption is therefore recommended.

2.3.4 Error due to Noise

Noise is introduced into the circuit from the power supply lines, from component pick-up, from the control voltage transition spikes of the analog switches, etc. These noise sources can be classified as interference noise sources and intrinsic noise sources which includes popcorn noise, $1/f$ (flicker or contact) noise, thermal (Johnson) noise, and shot noise. The noise generated causes errors in the comparators and switching logic circuit and result in coding errors.
2.3.5 Linearity Error

The linearity of the coarse-fine integrating techniques is determined by the main/counting clock jitter, and clock stability and the current ratio accuracy.
Fig. 12. Dual-rate integrating ADC's error due to gain factor.
2.4 Advantages of Dual-Rate Integrating ADC

a). The dual-rate integrating ADCs are popular because they give a good differential linearity. This is possible because of the integrating behavior of this type of converters that frees the analog input function from discontinuities during conversion. Also, all codes can inherently exist since these codes are generated by a clock and a counter.

However, the successive approximation ADC has missing codes due to components mismatching in the DAC used, which is difficult to overcome. Also, the offset error in the comparator contributes to the error. The Wilkinson-type ADC has differential nonlinearity due to unbalance of the even numbered periods caused by the action of interference resulting from operation of a channel scalar as explained in section 1.1.3

b). The dual rate integrating ADCs exhibit a good noise rejection compared to the other type of ADCs even though complete noise rejection is not possible. Thus this type of converters are preferred in noisy environment.

c). The circuit for the integrating ADCs can be simple and require fewer components than the successive approximation ADC because no correction circuit for differential nonlinearity is required. This reduces the power dissipation of the circuit.
CHAPTER 3. DESIGN OF DUAL-RATE INTEGRATING ADC

3.1 Design Specifications

A coarse-fine integrating ADC was designed for pulse height multichannel analyzer based on the following specifications:

1. Power supplies: +7.5V, -7.5V, and +5.0V
2. Input voltage range: [-5, +5] V
3. A/D conversion voltage range: [-5, 0] V
4. Resolution of 12 bits.
5. Maximum sampling rate of 10,000 samples/second.
6. Maximum integral linearity error of +/- 1 LSB

3.2 Use of CMOS Integrated Circuits

CMOS logic levels and integrated circuits are used in the circuit development in order to achieve low-power dissipation. Besides, CMOS integrated circuits generate fewer and lower voltage spikes during voltage transitions and therefore reduce the noise due to voltage transitions.

3.3 Basic Circuit Parts of Design

The dual-rate integrating ADC developed consists essentially of the following basic parts as shown in the block diagram (Figure 7).
The five basic parts of the dual rate integrating ADC designed are:

1. Sample-hold circuit
2. Two current sources
3. Two comparators
4. Counting clock
5. Switching control logic

An electronic circuit analysis program named MICRO-CAP was used to aid in the analyses and design of the dual-rate integrating ADC.

3.3.1 Sample-hold Circuit Design

The sample-hold circuit is shown in Figure 13. A positive or a negative input voltage pulse, \( V_{in} \), of amplitude between \(-5\)V to \(+5\)V is converted by the summing inverting amplifier using the operational amplifier \( \text{OPAMP1} \) to obtain an amplitude voltage \( V_o \) of range \(-5\)V to 0V according to the following equation.

\[
V_o = -\left( V_{in} + V_{ref} \right) / 2 \quad \text{where} \quad V_{ref} = +5\text{V} \quad \ldots \ldots \quad (8)
\]

Graphically, the theoretical transfer function of the summing inverting amplifier is as shown in Figure 14.

\( \text{OPAMP1} \) is a high input impedance and low output impedance amplifier. This is necessary to prevent the circuit from loading the source and to be able to drive the output load. To realise equation (8) above for \( V_o \), the
Fig. 13. Sample-hold circuit part of dual-rate integrating ADC.
Fig. 14. Transfer function of the summing inverting amplifier.
resistors value R1, and 2R1, should match. Vref should be stable at 5V and OPAMP1 should have a low input offset voltage (OPAMP1 with negligible offset is picked). The testing of the voltage offset of the operation amplifier is given in Appendix A.

With the closing of switch SW1, voltage Vo is transferred into the hold capacitor C1. The hold capacitor used is a high quality type (teflon) with low leakage current and low dielectric absorption.

Derivation of Sampling Transient Voltage of Sample-hold Circuit

By analyzing the sampling circuit shown in Figure 15, the sampling rate can be determined.

\[ Vo = - \frac{(Vin + Vref)}{2} \quad \text{from equation (8)} \]

\[ Ic = C1 \times \frac{dVo'}{dt} = \frac{(Vo - Vo')}{Ron} \]

\[ \frac{dVo'}{(Vo - Vo')} = \frac{dt}{(Ron \times C1)} \]

\[ \ln(Vo - Vo') = -\frac{t}{(Ron \times C1) + K} \quad \text{where K is a constant} \]

\[ Vo - Vo' = e^{-(t/(Ron \times C1) + K)} \]

\[ Vo' = Vo + A \times e^{-\frac{t}{(Ron \times C1)}} \quad \text{where A is a constant} \]

Assuming Vo' = 0 at t = 0, A = -Vo

\[ Vo' = Vo \times (1 - e^{-\frac{t}{(Ron \times C1)}}) \]
\[ t = \frac{-((V_{in} + V_{ref})/2) \times (1 - e^{-(t/(Ron \times C1))})}{(Ron \times C1)} \]

The time \( t = 5 \times Ron \times C1 \) is the time required to reach 1% of the final voltage across CI. Since Ron depends on the analog switch turn-on resistance and is more or less constant for a CMOS analog switch, \( V_o' \) reaches its final value \( V_o \) faster if CI is reduced. Figures 16 shows that by reducing the hold capacitor CI value, the sampling rate increases. The sampling rate of the input voltage pulse therefore depends on the switch turn-on resistance Ron and the size of the capacitor. Obviously the sampling time decreases with the decrease in Ron and capacitor CI value.

Voltage Follower of Sample-hold Circuit

Operational amplifier OPAMP2 serves as a voltage follower with high input impedance, low input bias current, low offset voltage and low output impedance. The high input impedance prevents the loading of the input circuit and together with the low input bias current prevents leakage current through the capacitor. The low input voltage offset of OPAMP2 is necessary to maintain accuracy of the circuit. The low output impedance of OPAMP2 allows the input circuit to drive the next stage circuit which consists of two comparators which have high input impedance. Therefore, a junction-FET input stage operational amplifiers are preferred.
Fig. 15. Sampling circuit using the summing inverting amplifier.
Fig. 16. The effect of reducing hold capacitor C1 on the sampling rate.
Sources of Leakage Current of Sample-hold Circuit

Capacitor Cl is in hold mode when all the switches SW1, SW2 and SW3 are opened. During hold mode, leakage current through the capacitor is a major source of error. The sources of leakage current including the ones mentioned earlier are:

1). Leakage current through the capacitor Cl itself due to poor quality capacitor,

2). Leakage current through the operational amplifiers,

3). Leakage current through the analog switches in the switches 'off' states.

Advantages of Using CMOS Switches

CMOS analog switches having low turn-on and turn-off time, low current leakages, high 'off' resistance and low 'on' resistance are used for the following reasons.

1). Low power consumption,

2). Constant "on" resistance avoids signal distortion (See Appendix B),

3). Ability to switch signals that go nearly to the supply voltages,

4). Relatively low capacitive signal feedthrough because the charge contributions of the CMOS tend to cancel out.
3.3.2 Current Sources Design

The current sources (refer to Figure 17) used are the bidirectional Howland current pumps. These current sources are used because of their simple circuits, their easy application, and their capability to provide constant currents for larger output load. A theoretical description of the circuits is given elsewhere[11],[12]. The output current I_{out} of each current source is related by the following equations.

\[ I_{out} = \frac{(V_2 - V_1) \times R_5}{R_8 \times R_4} \text{ mA} \quad \ldots \ldots (10) \]

with \[ R_4 / R_6 = R_5 / (R_7 + R_8) \quad \ldots \ldots (11) \]

For \( V_1 \) equals to ground voltage,

\[ I_{out} = \frac{V_2 \times R_5}{R_8 \times R_4} \text{ mA} \]

\[ = \frac{V_2 \times 10K}{0.1K \times 100K} \text{ mA} \]

\[ = V_2 \text{ mA} \quad \ldots \ldots (12) \]

Therefore by supplying a positive voltage \( V_2 \) and by varying \( V_2 \), a constant current \( I_{out} \) of desired value can be easily obtained.

A buffer at the input \( V_2 \) is used to improve the current constancy and to prevent source loading. Two such current sources are used to supply two constant currents \( I_1 \) and \( I_2 \) to discharge the capacitor \( C_1 \). Current \( I_1 \) which has a larger value is supplied to \( C_1 \) when switch \( SW_2 \) is closed. This linearly discharges the capacitor at a faster rate and provides the coarse count. \( SW_2 \) closes until the capacitor
R4 = R6 = 100K
R5 = 10K
R7 = 9.9K
R8 = 100
OPAMP3 = TL061
OPAMP4 = TL061

Fig. 17. Howland current pump circuit schematic.
Cl discharges to the threshold voltage Vt, and then SW3 closes. This allows constant current I2 of smaller value to discharge Cl linearly until zero voltage and this provides a fine count. The ratio of I1 to I2 is equals to the number of bits for fine count. The ADC output for any Vin > Vt is as shown in Figure 9.

MICRO-CAP Analysis of Current Source

A MICRO-CAP analysis of the current source with an input voltage V2 of 5.16V and a capacitive load, C = 0.382E-6 F is shown in Figures 18a, 18b and 18c. The input voltage V2 is given by node 3, i.e. V in Figure 18b. The output current, Iout is the sum of the currents flowing into node 4 from node 2 (i.e. I) and node 5 (i.e. N2/4 I) as shown in Figure 18c. Iout = (0.05 + 5.167) mA = 5.12 mA. This agrees closely with equation (12).

Further MICRO-CAP analysis of the current source with the same input voltage but with a resistive load of R = 1K L shows that the transient response of the current exhibits an overdamped characteristic with a slower settling time (Figure 19c) whereas with the capacitive load C = 0.382E-6 F, the transient response of the current exhibits an underdamped characteristic with a faster settling time (Figure 18c). Therefore this current source circuit is possibly suitable for the sample-hold circuit with a capacitive load.
Fig. 18a. Howland current source with C load.
Fig. 18b. Input voltage of C load Howland current source.
Fig. 18c. Output current waveform of Howland current source.
Fig. 19a. Howland current source with $R_L$ load.
Fig. 19b). Input voltage of R load Howland current source.

Fig. 19c). Output current waveform of Howland current source.
A dual-rate integrating ADC using the simple current sources as shown in Figure 20a is analyzed using MICRO-CAP. The result in Figure 20b shows a non-linearity in the coarse count slope. A dual-rate integrating ADC using the Howland current source as shown in Figure 21a is also analyzed with the MICRO-CAP. The result as shown in Figure 21b has a linear coarse and fine slopes. However, the voltage droop effect becomes significant when switch SW1 opens and SW2 closes. This is due to the parameter values.
Fig. 20a) Dual rate integrating ADC with volt-res. current sources
Fig. 20b) MICRO-CAP analysis of Fig. 20a.
Fig. 21a) Dual rate integrating ADC with Howland current sources.
Fig. 21b) MICRO-CAP analysis of Fig. 21a.
3.3.3 Comparators Design

The comparators play an important role in the ADC. It is where the analog input signal is converted into the digital form. Therefore its proper operation is of major importance. In this dual-rate integrating ADC, analog to digital conversion occurs at two rates using two comparators. The circuit schematic for the comparators is shown in Figure 22.

Reducing Noise Effect in Comparators

Noise pick-up and instability of input voltages are the major causes of error in the comparators output. To overcome these problems, the positive and negative power supplies leads close to the comparators as well as the sample-hold operational amplifiers are by-passed with capacitors to filter out the noise. Stable $V_t$ voltage for the threshold voltage of one comparator is ensured.

If the input to the comparator is noisy, the output may make several transitions as the input passes through the trigger point. Besides bypassing the power supplies to overcome the problem, positive feedback is also used. A large resistor is placed in the positive feedback path of the comparator to create a hysteresis with a lower and upper threshold voltage. This improves the output performance of the comparator. Moreover, the hysteresis provides a rapid output transition.
Fig. 22. Circuit schematic for LM339 comparators.
Analysis of Comparators with Hysteresis

From Figure 23a, the upper and lower threshold voltage of the hysteresis is computed. For example, for a 6 bit high-order counter, the threshold voltage $V_t = -5 / 65$ (from equation (7)) = -0.07692 V. Therefore $R_b = 97.0873$ ohms. To determine the hysteresis upper threshold voltage $V_{tu}$, set $C_{02} = V_{dd} = +8.0$ V for $V_o < V_t$. Taking node voltages at pin 7, the following equation is obtained.

$$\frac{(V_{tu} + 8)}{1E4} + \frac{(V_{tu}}{97.09}) + \frac{(V_{tu} - 8)}{1E6} = 0$$

$$V_{tu} = -0.07615 \hspace{1cm} \ldots \ldots \ldots \ldots (13)$$

To determine the hysteresis lower threshold voltage $V_{tl}$, set $C_{02} = V_{ss} = -8$ V for $V_o > V_t$. Taking node voltages at pin 7, the following equation is obtained:

$$\frac{(V_{tl} + 8)}{1E4} + \frac{(V_{tl}}{97.1}) + \frac{(V_{tl} + 8)}{1E6} = 0$$

$$V_{tl} = -0.0777V \hspace{1cm} \ldots \ldots \ldots \ldots (14)$$

Figures 23b and 23c show where the transitions occur for the output CO2 when a hysteresis with upper and lower thresholds is introduced. Figure 23d is a transfer function of the comparator with hysteresis.

Output Voltage Logic of Comparators

For its proper operation, a pull-up resistor is placed at the output of each comparator with the other end tied to the positive power supply. Smaller "pull-up" resistors
Fig. 23a). A comparator with positive feedback/hysteresis.
Fig. 23b). Upper and lower threshold introduced with hysteresis.

c). Output of comparator showing where transitions occur.
Fig. 23(d). Transfer function of comparator with hysteresis.
yields improved switching speed and noise immunity at the expense of increased power dissipation.

The circuit operation behaves as follows:

When $V_o$ is less than the threshold voltage, the output of the comparator is pulled to the positive supply voltage. When $V_o$ is greater than threshold voltage, the output of the comparator is pulled to the negative supply voltage.

### 3.3.4 RC Relaxation Oscillator/Clock Design

The clock used consists of a simple and cheap RC relaxation oscillator as shown in Figure 24.

This type of oscillator works as follows:

When the power is first applied, the operational amplifier output goes to say, positive saturation first. The capacitor $C_5$ begins charging up towards the positive power supply voltage $V$, with a time constant of $R_{15} \cdot C_5$. When the $C_5$ voltage reaches one-half of $V$, the operational amplifier switches into negative saturation (resembling a Schmitt trigger) and $C_5$ begins discharging towards the negative supply voltage $V$ with the same time constant. The cycle repeats indefinitely with the charging and discharging of $C_5$. This produces a square wave at the output of the operational amplifier with a period of approximately $R_{15} \cdot C_5$. With a careful design and by
selecting the values for C5 and R15, a desired, accurate and stable frequency can be obtained at the output.
Fig. 24. RC Relaxation oscillator / timer.
3.3.5 Switching Control Logic Design

The switching control logic of the dual-rate integrating ADC is shown in Figure 25. A external switch is provided for the ADC reset operation. A binary ripple counter is used to count the interval to charge up the capacitor instead of a monostable because a monostable has several disadvantages[13].

Operation of the Switching Control Logic

With the rising edge of a clock waveform at the clock input of the 1st D flip-flop, the output Q1 is set to logic 1. Q1' with a logic 0 then sets the binary ripple counter to count for a period T. During the counting period T, switch SW1 is closed and the hold capacitor is charged up. A high speed switching transistor is used to convert the CMOS logic to the TTL logic for each of the three switches turn on (logic 0) and turn off (logic 1). When the time period T is up, a pulse is present at the output of the counter. This pulse is used to reset the 1st D flip-flop to open the switch SW1.

As Q1' changes from low logic level to high logic level, a rising clock edge triggers the 2nd D flip-flop and sets the output Q2 to logic 1. Q2 is one input to the Nand gate and the output from the comparator is another input to the Nand gate. When both inputs are high, the low logic level output causes SW2 to be closed and the hold capacitor
Fig. 25. Switching control logic circuit
to discharge. SW2 is closed for as long as the voltage, which is across the hold capacitor, is less than the threshold voltage. As SW2 opens, a rising edge pulse triggers the third D flip-flop and sets the output Q3 to the logic 1 level. The output Q3 together with the output from the other comparator which has zero voltage threshold, go through an Nand gate. SW3 is closed for as long as the output from the Nand gate is low. When the capacitor voltage becomes zero, SW3 opens.

An Or gate is inserted between Q3 output and the input to the Nand gate. The function of this Or gate is to enable SW3 to close when the capacitor sampled voltage is less than or equals to the non-zero threshold voltage. In this case, SW2 will not be closed but only SW3.

When all the switches SW1 to SW3 are opened, all the D flip-flops will be reset. Another binary ripple counter is used to trigger a rising edge pulse to the first D flip-flop to restart the sampling and conversion cycle.
CHAPTER 4. IMPLEMENTATION AND TESTING OF DUAL RATE INTEGRATING ADC

4.1 Performance of Sample-hold Circuit

Since the sampling rate of 10,000 samples/sec is required, this means each sample requires 0.1 msec or 100E-6 seconds to be sampled, held and converted before another sample comes in. The sample-hold interval and conversion rate depends on the slew rate of the operational amplifier used. For instance, if the OP-27EZ operational amplifier with a slew rate of 2.8 V/microsecond is used, in order to slew 5 V, the minimum sample-hold interval, \( T_{\text{min}} = \frac{5}{2.8} \text{ microseconds} = 1.7857 \text{ microseconds} \). Usually a 2 : 1 safety factor is used, which means \( T = \frac{3.571428}{S&H} \) microseconds. The time left for conversion and resetting/zeroing the hold capacitor \( T = 0.1 \text{ msec} - \frac{3.571428}{C&R/Z} \text{ microsecond} = 96.43 \text{ microseconds} \).

More time can be left for conversion if the sample and hold time can be reduced. This requires using a higher slew rate operational amplifier. Usually with a faster rate of operation, the operational amplifier oscillates easily and it has to be frequency compensated.
4.1.1 Transfer Function of Sample-hold Circuit

Table 1 gives the input voltage $V_{in}$ (V) and output voltage $V_o$ (V) of the sample-hold amplifier using a hold capacitor $C_1 = 0.039E-6F$ over the input voltage $V_{in}$ range $[-5, +5]$ V.

Since operational amplifiers with very low voltage offset (data specification of 10 mV) are tested and chosen, the error due to voltage offset in the transfer function of the sample-hold circuit therefore appears exactly as in Figure 14. The output voltage therefore satisfies the equation $V_o = - \frac{(V_{in} + V_{ref})}{2}$, $V_{ref} = +5V$, for $V_{in} = [-5, +5]$ V. This linear relationship is important if the dual rate integrating ADC high accuracy is required.
Table 1. Output voltages corresponding to input voltages* for the sample-held circuit.

<table>
<thead>
<tr>
<th>#</th>
<th>Input voltage amplitude Vin (V)</th>
<th>Output voltage Vo (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>5.00</td>
<td>-5.00</td>
</tr>
<tr>
<td>2.</td>
<td>4.01</td>
<td>-4.50</td>
</tr>
<tr>
<td>3.</td>
<td>3.01</td>
<td>-4.00</td>
</tr>
<tr>
<td>4.</td>
<td>2.01</td>
<td>-3.50</td>
</tr>
<tr>
<td>5.</td>
<td>1.01</td>
<td>-3.00</td>
</tr>
<tr>
<td>6.</td>
<td>0.00</td>
<td>-2.50</td>
</tr>
<tr>
<td>7.</td>
<td>-1.00</td>
<td>-2.00</td>
</tr>
<tr>
<td>8.</td>
<td>-2.02</td>
<td>-1.50</td>
</tr>
<tr>
<td>9.</td>
<td>-3.03</td>
<td>-1.00</td>
</tr>
<tr>
<td>10.</td>
<td>-4.00</td>
<td>-0.50</td>
</tr>
<tr>
<td>11.</td>
<td>-5.00</td>
<td>0.00</td>
</tr>
</tbody>
</table>

*experimental values
4.1.2 Effect of Hold Capacitor Size on Sampling Time and Output Performance

Table 2 shows the measured sampling time using different values of hold capacitor Cl. Figure 26 shows that the sampling time increases linearly with the increase in hold capacitor value. Obviously, to reduce the sample-hold time, smaller hold capacitor is preferred.

Though smaller hold capacitor speeds up sampling, noise comes into effect and the current leakages from the capacitor become significant when the capacitor is discharged, resulting in voltage droop. This is shown in Figure 27 using Cl = 0.01E-6F. Therefore Cl should be large enough to minimise droop \( dV_o' / dt = I_{\text{leakage}} / Cl \), and small enough if high-speed signals are to be followed accurately since the switch 'on' resistance \( R_{on} \) forms a low-pass filter in combination with Cl.
Table 2. Sampling time of different size hold capacitor C1.*

<table>
<thead>
<tr>
<th>#</th>
<th>Hold capacitor C1 (×10^-6 F)</th>
<th>Sampling time tsh (×10^-6 sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>0.010</td>
<td>5.0</td>
</tr>
<tr>
<td>2.</td>
<td>0.020</td>
<td>10.5</td>
</tr>
<tr>
<td>3.</td>
<td>0.039</td>
<td>20.0</td>
</tr>
<tr>
<td>4.</td>
<td>0.082</td>
<td>40.0</td>
</tr>
<tr>
<td>5.</td>
<td>0.150</td>
<td>70.0</td>
</tr>
<tr>
<td>6.</td>
<td>0.300</td>
<td>140.0</td>
</tr>
<tr>
<td>7.</td>
<td>0.382</td>
<td>176.0</td>
</tr>
</tbody>
</table>

* experimental values
Fig. 26. Hold capacitor (C1) vs. sampling time (ts)
Fig. 27. Voltage droop effect of dual-rate integrating ADC with small hold capacitor $C1 = 0.01E-6F$
4.2 Performance of Current Sources

Table 3 gives the output current $I_{out}$ corresponding to the input voltage $V_2$ with the other input voltage grounded. The maximum load resistance $R_{\text{max}}$ for less than 1% change in the output current is also given in Table 3.

Figure 28 shows the output characteristics of the Howland current source. Graph 1 shows the linear relationship between the input voltage $V_2$ and the output current $I_{out}$. This satisfies the equation $I_{out} = V_2 \text{ mA}$. Graph 2 shows that the maximum load resistance which results in approximately 1% change in $I_{out}$ increases exponentially with the decrease in $I_{out}$. This shows that for this kind of current source, a high output current will not be able to withhold its constant value for large load resistance. The reason is that the output current depends on the input voltage which is limited by the power supplies. In order to use larger output current for faster conversion rate, and to maintain its stable value, the power supplies can be increased at the expense of higher power dissipation and by reducing the size of the appropriate resistor value.
Table 3. Output current I_{out} and maximum load resistance \( R_{l\text{max}} \) (for 1% change in I_{out}) corresponding to the input voltage V_{2} for Howland current source.

<table>
<thead>
<tr>
<th>#</th>
<th>Input voltage ( V_{2} ) (V)</th>
<th>I_{out} (mA)</th>
<th>1% change in I_{out} (mA)</th>
<th>( R_{l\text{max}} ) (kohm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6.00</td>
<td>6.02</td>
<td>5.96</td>
<td>0.86</td>
</tr>
<tr>
<td>2</td>
<td>5.00</td>
<td>5.02</td>
<td>4.97</td>
<td>1.07</td>
</tr>
<tr>
<td>3</td>
<td>4.00</td>
<td>4.02</td>
<td>3.98</td>
<td>1.38</td>
</tr>
<tr>
<td>4</td>
<td>3.00</td>
<td>3.00</td>
<td>2.97</td>
<td>1.92</td>
</tr>
<tr>
<td>5</td>
<td>2.00</td>
<td>2.04</td>
<td>2.02</td>
<td>2.90</td>
</tr>
<tr>
<td>6</td>
<td>1.04</td>
<td>0.99</td>
<td>0.98</td>
<td>6.17</td>
</tr>
<tr>
<td>7</td>
<td>0.91</td>
<td>0.84</td>
<td>0.83</td>
<td>7.28</td>
</tr>
<tr>
<td>8</td>
<td>0.80</td>
<td>0.74</td>
<td>0.73</td>
<td>8.37</td>
</tr>
<tr>
<td>9</td>
<td>0.71</td>
<td>0.66</td>
<td>0.65</td>
<td>9.46</td>
</tr>
<tr>
<td>10</td>
<td>0.59</td>
<td>0.53</td>
<td>0.53</td>
<td>11.67</td>
</tr>
<tr>
<td>11</td>
<td>0.50</td>
<td>0.44</td>
<td>0.44</td>
<td>14.12</td>
</tr>
<tr>
<td>12</td>
<td>0.40</td>
<td>0.33</td>
<td>0.33</td>
<td>18.71</td>
</tr>
<tr>
<td>13</td>
<td>0.31</td>
<td>0.25</td>
<td>0.25</td>
<td>25.30</td>
</tr>
</tbody>
</table>
Fig. 28. Output characteristics of Howland current source
The simple current sources constructed from the voltage supplies and resistors as shown in Figure 29 for the dual-rate integrating ADC is investigated.

![Diagram of simple current sources](image)

**Fig. 29. Simple current sources**

The ADC conversion waveform as shown in Figure 30a using the current sources of Figure 29, shows the nonlinearity in the coarse-count slope. This rules out the possibility of using this kind of current source in the dual-rate integrating ADC because the capacitance load seriously affect the constant output current supplied. The Howland current source is used because of its simple circuit and easy application despite that its output current is limited by the power supplies. This limitation can be easily overcome. Figure 30b compares the linearity of the coarse and fine slopes using the Howland current source with that of Figure 30a. This result can also verify the MICRO-CAP analysis of section 3.3.2 (Figures 20 and 21).
Fig. 30. Dual-rate integrating ADC showing
a) nonlinearity in integrating slope using the current source of Fig. 29.
b) linearity in integrating slope using the Howland current source.
4.3 Comparators Performance

For the 6-bit high and low order counters, this means for maximum analog input voltage, the conversion time using the coarse integrating current and the fine integrating current is the same. If this time is \( T_c / 2 \) and using \( C_1 = 0.039E-6 \) F, from Table 6, \( T_c = 60.0 \) microseconds. \( T_c / 2 = 30.0 \) microsecs. For the high order comparator, the response time, \( T_r \) for a full scale output is \( (T_c / 2) / (2^6 * (2 - 1)) = 0.2381 \) microseconds. The slew rate for the high order comparator at the output is \( 14 / 0.2381 = 58.8 \) V/microsec. The gain of the comparator must be at least \( 7 / (5 / 126) = 176.4 \). With the LM339A comparator, the gain = 200 V/mV = 2E5 which is higher than required. The slew rate for a 20 mV overdrive = \( 4 / 0.0625 = 64 \) V/microsec., which is suitable for the high order comparator.

For the low order comparator, the smallest input overdrive is \( 5 / 2 = 1.2 \) mV. The slew rate at the output of the low order comparator is \( 14 / 0.2381 = 58.8 \) V/microsecs. and the gain must be at least \( 5 / 1.22 \) V/mV = 4098.4. The LM339A comparator gain of 2E5 is suitable. The slew rate for a 5 mV overdrive is also 64 V/microsec. Therefore this comparator is suitable for this conversion rate using \( C_1 = 0.039E-6 \) F.

For a larger hold capacitor \( C_1 \), longer sample-conversion time is required but this improves the accuracy. For a hold capacitor \( C_1 = 0.039E-6 \) F, the comparator is
tested and found to be able to perform the conversion to ±1 LSB of accuracy.

4.4 Performance of RC Relaxation Oscillator/Clock

From experiment, the RC relaxation oscillator output waveform is as shown in Figure 31a and the voltage across the capacitor is as shown in Figure 31b. The behavior of the RC relaxation oscillator waveforms and its principal operation is described in section 3.3.4. For $R_{15} = 4K$, and $C_5 = 0.005E-6F$, the clock period as calculated is $T_{\text{clk}} = R_{15} \times C_5 = 20E-6$ seconds. Experimentally, the clock period = $20.42E-6$ seconds which agrees closely to the calculated result, allowing for parameter errors. The duty cycle is 51% as measured, which is close to 50% duty cycle as expected of the RC relaxation oscillator. The frequency is observed to be stable. The slew rate is about $9.372E6$ V/second which is fast enough. Clock frequency stability and minimum clock jitter are important especially for counting clock pulses because the pulse amplitude is linearly proportional to the number of clock pulses counted.
Fig. 31. RC relaxation oscillator/timer
a) output waveform.
b) voltage across the capacitor C5 waveform.
4.5 Dual Rate Integrating ADC Performance

Using a hold capacitor $C_1 = 0.039E-6F$ and 6-bit high and low order counters, the threshold voltage for the first 6 comparator is $V_t = -5 / (2 + 1) = -0.077 \text{ V}$. The ADC conversion waveform is as given in Figure 32 with the coarse current $I_1 = 4.85 \text{ mA}, I_2 = 0.076 \text{ mA}$.

The slopes can be determined from Figure 32. The slope due to $I_1$, $S_1 = (5 - 0.077) / 39.5E-6 \text{ V/sec} = 124633 V/\text{sec}$. Theoretically $S_1 = I_1 / C_1 = 4.85 \text{ mA} / 0.039E-6 \text{ sec} = 124358.97 \text{ V/sec}$. The slope due to $I_2$, $S_2 = 0.077 / 39.5E-6 \text{ V/sec} = 1949.4 \text{ V/sec}$. Theoretically $S_2 = I_2 / C_1 = 0.0758 / 0.039E-6 \text{ V/sec} = 1943.6 \text{ V/sec}$. The experimental values of the two slopes agree closely with the theoretical values.

Table 4a gives the switch SW2 'on' interval, the integrating currents $I_1$ and $I_2$ values, and their ratio for different output voltages $V_o$ corresponding to input voltage $V_{in}$ in the range [-5, +5] V. Table 4b gives the switch SW3 'on' interval, the integrating currents $I_1$ and $I_2$ values and their ratio for different output voltage $V_o$ corresponding to input voltage, $V_{in}$.

From Table 4a, the coarse count current $I_1$ is more or less constant for $V_{in}$ in the range [-5, +5] V, with a maximum variation of $(|4.85 - 4.73| \times 100) / 4.85 = 2.47\%$. From Table 4b, the fine count current $I_2$ is fairly constant.
Fig. 32. The dual-rate integrating ADC output waveform for hold capacitor $C_1 = 0.039E-6F$, threshold voltage $V_t = -0.077V$ and integrating currents $I_1 = 4.85 \text{ mA}$ and $I_2 = 0.076 \text{ mA}$. 
with a maximum variation of \((10.075 - 0.076) \times 100 / 0.075 = 1.33\%\). The small percentage error in the constancy of the two current values introduce very small error only.

The linear relationship of the coarse count interval \((t_{SW2on})\) versus the analog voltage amplitude \((V_o)\) and the linear relationship of the fine count interval \((t_{SW3on})\) versus the analog voltage amplitude \((V_o)\) can be verified from figures 33a and 33b respectively. Because the hold capacitor \(C_1\) value is fixed, a linear slope \((I / C_1)\) and hence the analog to digital conversion accuracy can be obtained only with constant discharging current.
Table 4a. Switch SW2 turn on interval, integrating currents I\(I_1\), I\(I_2\) and their ratio and output voltage V\(o\) for input voltage V\(in\) in the range [-5, +5] V

<table>
<thead>
<tr>
<th>#</th>
<th>Input voltage Vin (V)</th>
<th>Output voltage Vo (V)</th>
<th>Coarse Count I(I_1) (mA)</th>
<th>Fine Count I(I_2) (mA)</th>
<th>SW2 turn on time t(sw2on) (E-6sec)</th>
<th>Ratio I(I_1/I_2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>5.00</td>
<td>-5.00</td>
<td>4.85</td>
<td>0.075</td>
<td>39.50</td>
<td>64.6</td>
</tr>
<tr>
<td>2.</td>
<td>4.00</td>
<td>-4.50</td>
<td>4.84</td>
<td>0.075</td>
<td>35.80</td>
<td>64.6</td>
</tr>
<tr>
<td>3.</td>
<td>3.00</td>
<td>-4.00</td>
<td>4.83</td>
<td>0.075</td>
<td>31.70</td>
<td>64.4</td>
</tr>
<tr>
<td>4.</td>
<td>2.00</td>
<td>-3.50</td>
<td>4.83</td>
<td>0.075</td>
<td>28.40</td>
<td>64.4</td>
</tr>
<tr>
<td>5.</td>
<td>1.00</td>
<td>-3.00</td>
<td>4.82</td>
<td>0.075</td>
<td>24.20</td>
<td>64.3</td>
</tr>
<tr>
<td>6.</td>
<td>0.00</td>
<td>-2.50</td>
<td>4.84</td>
<td>0.075</td>
<td>19.80</td>
<td>64.5</td>
</tr>
<tr>
<td>7.</td>
<td>-1.00</td>
<td>-2.00</td>
<td>4.84</td>
<td>0.075</td>
<td>16.10</td>
<td>64.5</td>
</tr>
<tr>
<td>8.</td>
<td>-2.00</td>
<td>-1.50</td>
<td>4.82</td>
<td>0.075</td>
<td>11.90</td>
<td>64.3</td>
</tr>
<tr>
<td>9.</td>
<td>-3.00</td>
<td>-1.00</td>
<td>4.81</td>
<td>0.075</td>
<td>7.70</td>
<td>64.1</td>
</tr>
<tr>
<td>10.</td>
<td>-4.00</td>
<td>-0.50</td>
<td>4.82</td>
<td>0.075</td>
<td>4.10</td>
<td>64.3</td>
</tr>
<tr>
<td>11.</td>
<td>-5.00</td>
<td>0.00</td>
<td>4.73</td>
<td>0.074</td>
<td>0.30</td>
<td>63.7</td>
</tr>
</tbody>
</table>
Table 4b. Switch SW3 turn on interval, integrating currents $I_1$, $I_2$ and their ratio and output voltage, $V_o$ for corresponding input voltage, $V_{in}$.

<table>
<thead>
<tr>
<th>#</th>
<th>Input Voltage $V_{in}$ (V)</th>
<th>Output Voltage $V_o$ (V)</th>
<th>Coarse Count $I_1$ (mA)</th>
<th>Fine Count $I_2$ (mA)</th>
<th>SW3 turn on time $t_{sw3on}$ (*E-6sec)</th>
<th>Ratio $I_1/I_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>-4.80</td>
<td>-0.10</td>
<td>4.81</td>
<td>0.075</td>
<td>39.50</td>
<td>64.1</td>
</tr>
<tr>
<td>2.</td>
<td>-4.82</td>
<td>-0.09</td>
<td>4.79</td>
<td>0.075</td>
<td>39.50</td>
<td>63.9</td>
</tr>
<tr>
<td>3.</td>
<td>-4.84</td>
<td>-0.08</td>
<td>4.77</td>
<td>0.075</td>
<td>39.50</td>
<td>63.6</td>
</tr>
<tr>
<td>4.</td>
<td>-4.86</td>
<td>-0.07</td>
<td>4.79</td>
<td>0.075</td>
<td>36.80</td>
<td>63.9</td>
</tr>
<tr>
<td>5.</td>
<td>-4.88</td>
<td>-0.06</td>
<td>4.81</td>
<td>0.075</td>
<td>31.30</td>
<td>64.1</td>
</tr>
<tr>
<td>6.</td>
<td>-4.90</td>
<td>-0.05</td>
<td>4.81</td>
<td>0.075</td>
<td>26.10</td>
<td>64.1</td>
</tr>
<tr>
<td>7.</td>
<td>-4.92</td>
<td>-0.04</td>
<td>4.80</td>
<td>0.075</td>
<td>20.80</td>
<td>64.0</td>
</tr>
<tr>
<td>8.</td>
<td>-4.94</td>
<td>-0.03</td>
<td>4.79</td>
<td>0.075</td>
<td>15.50</td>
<td>63.9</td>
</tr>
<tr>
<td>9.</td>
<td>-4.96</td>
<td>-0.02</td>
<td>4.76</td>
<td>0.075</td>
<td>10.60</td>
<td>63.5</td>
</tr>
<tr>
<td>10.</td>
<td>-4.98</td>
<td>-0.01</td>
<td>4.75</td>
<td>0.075</td>
<td>4.90</td>
<td>63.3</td>
</tr>
<tr>
<td>11.</td>
<td>-5.00</td>
<td>0.00</td>
<td>4.73</td>
<td>0.076</td>
<td>0.20</td>
<td>62.2</td>
</tr>
</tbody>
</table>
Fig. 33a. Switch SW2 on time ($t_{sw2on}$) vs. analog voltage ($V_o$).
Fig. 33b. Switch SW3 on time (tsw3on) vs. analog voltage (Vo).
Based on the theoretical slope value of 124359 V/sec. for the coarse count slope, and the theoretical slope value of 1943.6 V/sec. for the fine count slope, for Vin = +5 V, the accurate SW2 turn on time, \( t_{sw2on} = (5 - 0.077) / 124359 \approx 39.587 \times 10^{-6} \) sec. and the accurate SW3 turn on time, \( t_{sw3on} = 0.077 / 1943.6 \approx 39.617 \times 10^{-6} \) sec. Since 6-bit high and low order counters are desired, for a maximum input voltage, Vin = +5 V, the maximum count for the high order and low order counters which is the same, is 63. Table 5 gives the SW2, SW3 and the total of SW2 & SW3 counts for various input voltages Vin in the range [-5, +5] V. The table also includes the theoretical total counts and the absolute error in the experimental total counts.

Figure 34a shows the total counts for SW2 and SW3 'on' time versus different input voltage Vin in the range [-5, +5] V. As can be observed from the plot of Figure 34a the total counts is linearly proportional to the input voltage. This means the dual-rate integrating ADC has a relatively high analog to digital conversion accuracy. Figure 34b gives a plot of the total count error for SW2 and SW3 'on' time versus the input voltage, Vin in the range [-5, +5] V. The error shows that the accuracy of the dual-rate integrating ADC is to +/- 1 LSB.
Table 5. Experimental SW2 & SW3 'on' time counts and their total counts, theoretical total counts and experimental total count error for various input voltage, Vin in the range [-5, +5] V.

<table>
<thead>
<tr>
<th>#</th>
<th>Vin (V)</th>
<th>SW2 on counts T2C</th>
<th>SW3 on counts T3C</th>
<th>SW2 &amp; SW3 on total counts T2C + T3C</th>
<th>SW2 &amp; SW3 on theoretical counts, TTC</th>
<th>Measured total error, ETC TTC - TC</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5.00</td>
<td>62.86</td>
<td>62.81</td>
<td>125.62</td>
<td>126.00</td>
<td>0.38</td>
</tr>
<tr>
<td>2</td>
<td>4.00</td>
<td>56.97</td>
<td>62.81</td>
<td>119.78</td>
<td>119.70</td>
<td>-0.08</td>
</tr>
<tr>
<td>3</td>
<td>3.00</td>
<td>50.45</td>
<td>62.81</td>
<td>113.26</td>
<td>113.40</td>
<td>0.14</td>
</tr>
<tr>
<td>4</td>
<td>2.00</td>
<td>45.20</td>
<td>62.81</td>
<td>108.00</td>
<td>107.10</td>
<td>-0.91</td>
</tr>
<tr>
<td>5</td>
<td>1.00</td>
<td>38.51</td>
<td>62.81</td>
<td>101.32</td>
<td>100.80</td>
<td>-0.52</td>
</tr>
<tr>
<td>6</td>
<td>0.00</td>
<td>51.51</td>
<td>62.81</td>
<td>94.32</td>
<td>94.50</td>
<td>0.18</td>
</tr>
<tr>
<td>7</td>
<td>-1.00</td>
<td>25.62</td>
<td>62.81</td>
<td>88.43</td>
<td>88.20</td>
<td>-0.23</td>
</tr>
<tr>
<td>8</td>
<td>-2.00</td>
<td>18.94</td>
<td>62.81</td>
<td>81.75</td>
<td>81.90</td>
<td>0.15</td>
</tr>
<tr>
<td>9</td>
<td>-3.00</td>
<td>12.25</td>
<td>62.81</td>
<td>75.06</td>
<td>75.60</td>
<td>0.54</td>
</tr>
<tr>
<td>10</td>
<td>-4.00</td>
<td>6.52</td>
<td>62.81</td>
<td>69.33</td>
<td>69.30</td>
<td>-0.03</td>
</tr>
<tr>
<td>11</td>
<td>-4.86</td>
<td>0.00</td>
<td>58.52</td>
<td>58.52</td>
<td>58.80</td>
<td>0.28</td>
</tr>
<tr>
<td>12</td>
<td>-4.88</td>
<td>0.00</td>
<td>49.77</td>
<td>49.77</td>
<td>50.40</td>
<td>0.63</td>
</tr>
<tr>
<td>13</td>
<td>-4.90</td>
<td>0.00</td>
<td>41.50</td>
<td>41.50</td>
<td>42.00</td>
<td>0.50</td>
</tr>
<tr>
<td>14</td>
<td>-4.92</td>
<td>0.00</td>
<td>33.08</td>
<td>33.08</td>
<td>33.60</td>
<td>0.52</td>
</tr>
<tr>
<td>15</td>
<td>-4.94</td>
<td>0.00</td>
<td>24.65</td>
<td>24.65</td>
<td>25.20</td>
<td>0.55</td>
</tr>
<tr>
<td>16</td>
<td>-4.96</td>
<td>0.00</td>
<td>16.86</td>
<td>16.86</td>
<td>16.80</td>
<td>-0.06</td>
</tr>
<tr>
<td>17</td>
<td>-4.98</td>
<td>0.00</td>
<td>7.80</td>
<td>7.80</td>
<td>8.40</td>
<td>0.60</td>
</tr>
<tr>
<td>18</td>
<td>-5.00</td>
<td>0.00</td>
<td>0.32</td>
<td>0.32</td>
<td>0.00</td>
<td>-0.32</td>
</tr>
</tbody>
</table>
Fig. 34a. Total counts for SW2 & SW3 on time(TC) vs. input voltage(Vin).
Fig. 34b. Total count error for SW2 & SW3 on time(ETC) vs. input volt.(Vin)
4.6 Switching Control Logic Performance

Figure 35a shows the clock waveform with an adjustable clock period. The clock period is adjusted by varying the negative feedback resistor value in order to sample the input voltage amplitude in one clock period. The sampling follows the negative triggered clock edge. During that period, switch SW1 is on (logic low) for 1 clock period as shown in Figure 35c. When SW1 opens, the capacitor is discharged with current I1. Switch SW2 closes simultaneously (logic low). The coarse integrating slope occurs during the closing of SW2 (Figures 35b and 35d). When SW2 opens, SW3 closes simultaneously causing the fine integrating slope when C1 discharges with current I2 as shown in Figures 35b and 35e. There is a smooth transition of events without significant delay for the coarse-fine integrating ADC.

A more detailed switching waveforms for a repeated sampling and conversion of the coarse-fine integrating ADC is shown in Figure 36. This includes the D flip-flops resetting waveforms before the sample-convert cycle repeats.
Fig. 35. Dual rate integrating A/D converter showing
(a) Switching clock waveform. (b) Dual rate integrating
A/D converter waveform. (c) Switch SW1 switching waveform.
(d) Switch SW2 switching waveform. (e) Switch SW3 switching waveform.
Fig. 36. Timing diagram of dual rate integrating A/D converter.

a) CLK1  b) R1  c) SW1ON/Q1/CLK2  d) Q2  e) C2  f) SW2ON  
g) R2  h) SW2ON/CLK3  i) Q3  j) C1  k) SW3ON  l) R3  m) R'
4.7 Increase in Sampling and Conversion Rate of the Dual-Rate Integrating ADC

There are three methods to increase the rate of sampling and conversion of the dual rate integrating ADC.

4.7.1 Increase in Sampling and Conversion Rate Using Smaller Size Hold Capacitor, C1

The first method involves the use of a smaller size hold capacitor C1. Table 6 gives the different C1 values and the corresponding sample-hold time tsh, conversion time tc and the sample-conversion time tshc for an input voltage of +5 V, the integrating currents of $I_1 = 6.4$ mA and $I_2 = 0.1$ mA, the current ratio $I_1 / I_2 = 64$, and a threshold voltage $V_t = -0.077$ V. Figure 37 shows how the sample-conversion time tshc is reduced with a smaller size hold capacitor C1.
Table 6. The sample-hold time, tsh, conversion time, tc and sample-conversion time tshc for different size of hold capacitor C1.

<table>
<thead>
<tr>
<th>#</th>
<th>Hold capacitor C1 (E-6 F)</th>
<th>Sample-hold time tsh (E-6sec)</th>
<th>Conversion time tc (E-6sec)</th>
<th>Sample-conversion tshc (E-6sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>0.010</td>
<td>5.0</td>
<td>15.40</td>
<td>20.40</td>
</tr>
<tr>
<td>2.</td>
<td>0.020</td>
<td>10.5</td>
<td>30.80</td>
<td>41.30</td>
</tr>
<tr>
<td>3.</td>
<td>0.039</td>
<td>20.0</td>
<td>60.00</td>
<td>80.00</td>
</tr>
<tr>
<td>4.</td>
<td>0.082</td>
<td>40.0</td>
<td>126.21</td>
<td>166.21</td>
</tr>
<tr>
<td>5.</td>
<td>0.150</td>
<td>70.0</td>
<td>230.88</td>
<td>300.88</td>
</tr>
</tbody>
</table>
Fig. 37. Hold capacitor (C1) vs. sample-conversion time (t\text{shc})
4.7.2 Increase in Sampling and Conversion Rate Using Larger Integrating Currents

The second method to increase the speed of the dual rate integrating ADC is to increase the hold capacitor integrating currents $I_1$ and $I_2$ since these currents increase the integrating slopes. However, the two current ratio must be fixed. Using a hold capacitor $C_1 = 0.039E-6\text{F}$ for an input voltage of $+5\text{V}$, and a threshold voltage $V_t$ of $-0.077\text{V}$, table 7 gives the sample-conversion time for 2 different pairs of current values while maintaining the current ratio $I_1 / I_2$. Figure 38b shows that the sample-conversion time is faster with larger integrating currents $I_1$ and $I_2$ compared with smaller integrating currents $I_1$ and $I_2$ as shown in Figure 38a.
Table 7. The sample-conversion time of the dual rate integrating ADC with different currents I1 and I2 values while maintaining the current ratio.

<table>
<thead>
<tr>
<th>Coarse Integrating current I1 (mA)</th>
<th>Fine Integrating current I2 (mA)</th>
<th>Ratio I1/I2</th>
<th>Sample-conversion time tsc (*E-6 secs.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.85</td>
<td>0.075</td>
<td>64.66</td>
<td>99.6</td>
</tr>
<tr>
<td>6.40</td>
<td>0.100</td>
<td>64.00</td>
<td>80.0</td>
</tr>
</tbody>
</table>
Fig. 38. The dual rate integrating ADC showing
a). slower sample-conversion time with smaller integrating currents.
b). faster sample-conversion time with larger integrating currents.
4.7.3 Increase in Sampling and Conversion Rate by Reducing Threshold Absolute Voltage

The third method to increase the speed of the dual rate integrating ADC is to reduce the absolute value of the threshold voltage. This results from reducing the number of bits of the low order counter and increasing the number of bits of the high order counter. This means the low order precision is reduced. Table 8 gives the integrating currents values, their ratio, the threshold voltage and the sample-conversion time.

Figure 39b shows that by increasing the absolute threshold voltage, the conversion time is significantly increased especially for the fine count. A faster dual rate integrating ADC usually has more number of bits for the high order counter than for the low order counter.
Table 8. The sample-conversion time corresponding to the current values, current ratio, and threshold voltage.

<table>
<thead>
<tr>
<th>Coarse Integrating Current $I_1$ (mA)</th>
<th>Fine Integrating Current $I_2$ (mA)</th>
<th>Ratio $I_1/I_2$</th>
<th>Threshold Voltage $V_t$ (V)</th>
<th>Sample-conversion time tsc ($\times 10^{-6}$ sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.40</td>
<td>0.10</td>
<td>64.0</td>
<td>-0.077</td>
<td>80.00</td>
</tr>
<tr>
<td>6.40</td>
<td>0.05</td>
<td>128.0</td>
<td>-0.152</td>
<td>167.72</td>
</tr>
</tbody>
</table>
Fig. 39. The dual-rate integrating ADC showing
a). faster sample-conversion time with smaller threshold absolute voltage.
b). slower sample-conversion time with bigger threshold absolute voltage.
4.8 Improving the Accuracy of the Dual-Rate Integrating ADC

The accuracy of the dual rate integrating ADC can be improved in several ways.

1. The coarse and fine integrating currents should be constant if good linearity and differential linearity of the dual-rate integrating ADC is required. Table 9a and 9b shows a 3.4% and a 1.96% maximum variations in the constant current values I₁ and I₂ respectively. Graphs (a) of Figure 40 and 41 do not show any significant linearity and differential linearity error. If higher percentage variations in the integrating currents occur resulting in linearity and differential error, the current sources have to be improved or replaced by a more suitable one.

2. The currents ratio should also be fixed by the ratio \(2^n\) where \(n\) is the number of bits of low order counter. This reduces the differential linearity error. From tables 9a and 9b, the currents ratio varies by 3.3 % and the problem can be reduced as mentioned in 1 above.

3. The offset errors for the data in Table 9a and 9b do not appear significant from the plots (a) and (b) of Figure 40 as well as Figure 41. This result from choosing operational amplifiers and comparators with very low offset voltages, low leakage analog switches and good quality hold capacitor.
However, if the offset error exist, it can be corrected in software by substracting the number of counts due to the offset.

4. Figure 40a is an accurate ADC’s output. Figure 40b shows the presence of gain error for the data from Table 9a. Similar result is shown in Figure 41b. Gain error can be reduced by reducing the operation amplifier gain or by using software method as for the offset error.

5. By increasing the number of bits of resolution for the dual-rate integrating ADC, the accuracy can be improved.

6. Noise affects the accuracy of the dual rate integrating ADC during switching. Noise in the ADC system are reduced by:

   1). By-passing the positive and negative power supplies close to the operational amplifiers and comparators.
   2). Using short connecting leads as possible.
   3). Twist the power supplies wires.
   4). Provide feedbacks for the comparators and operational amplifiers where possible.

7. The clock frequency stability and the absence of clock jitter is important for accurate counting of clock pulses. A stable clock frequency should therefore be used.
Table 9a. The experimental and calculated switch SW2 ‘on’
time (tsw2on) and integrating currents I1 and I2
values and their ratio corresponding to input
voltage Vin (C1 = 0.039E-6F, Vt = - 0.077V)

<table>
<thead>
<tr>
<th>Input voltage Vin (V)</th>
<th>Coarse count current I1 (mA)</th>
<th>Fine count current I2 (mA)</th>
<th>Ratio I1/I2</th>
<th>tsw2on with calculated gain (E-6sec)</th>
<th>tsw2on calculated (E-6sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.0</td>
<td>6.40</td>
<td>0.102</td>
<td>62.8</td>
<td>20.5</td>
<td>30.0</td>
</tr>
<tr>
<td>4.5</td>
<td>6.40</td>
<td>0.102</td>
<td>62.8</td>
<td>19.5</td>
<td>28.5</td>
</tr>
<tr>
<td>4.0</td>
<td>6.40</td>
<td>0.102</td>
<td>62.8</td>
<td>18.5</td>
<td>27.0</td>
</tr>
<tr>
<td>3.5</td>
<td>6.40</td>
<td>0.102</td>
<td>62.8</td>
<td>17.5</td>
<td>25.5</td>
</tr>
<tr>
<td>3.0</td>
<td>6.40</td>
<td>0.101</td>
<td>63.4</td>
<td>16.5</td>
<td>24.0</td>
</tr>
<tr>
<td>2.5</td>
<td>6.39</td>
<td>0.101</td>
<td>63.3</td>
<td>15.5</td>
<td>22.5</td>
</tr>
<tr>
<td>2.0</td>
<td>6.38</td>
<td>0.101</td>
<td>63.2</td>
<td>14.5</td>
<td>21.0</td>
</tr>
<tr>
<td>1.5</td>
<td>6.39</td>
<td>0.101</td>
<td>63.3</td>
<td>13.5</td>
<td>19.5</td>
</tr>
<tr>
<td>1.0</td>
<td>6.39</td>
<td>0.101</td>
<td>63.3</td>
<td>12.5</td>
<td>18.0</td>
</tr>
<tr>
<td>0.5</td>
<td>6.37</td>
<td>0.101</td>
<td>63.1</td>
<td>11.2</td>
<td>16.5</td>
</tr>
<tr>
<td>0.0</td>
<td>6.35</td>
<td>0.101</td>
<td>62.9</td>
<td>10.3</td>
<td>15.0</td>
</tr>
<tr>
<td>-0.5</td>
<td>6.35</td>
<td>0.102</td>
<td>62.3</td>
<td>9.5</td>
<td>13.5</td>
</tr>
<tr>
<td>-1.0</td>
<td>6.34</td>
<td>0.102</td>
<td>62.2</td>
<td>8.0</td>
<td>12.0</td>
</tr>
<tr>
<td>-1.5</td>
<td>6.33</td>
<td>0.102</td>
<td>62.1</td>
<td>7.0</td>
<td>10.5</td>
</tr>
<tr>
<td>-2.0</td>
<td>6.33</td>
<td>0.102</td>
<td>62.1</td>
<td>6.0</td>
<td>9.0</td>
</tr>
<tr>
<td>-2.5</td>
<td>6.33</td>
<td>0.102</td>
<td>62.1</td>
<td>5.0</td>
<td>7.5</td>
</tr>
<tr>
<td>-3.0</td>
<td>6.32</td>
<td>0.102</td>
<td>62.0</td>
<td>4.0</td>
<td>7.0</td>
</tr>
<tr>
<td>-3.5</td>
<td>6.31</td>
<td>0.102</td>
<td>61.9</td>
<td>3.0</td>
<td>4.5</td>
</tr>
<tr>
<td>-4.0</td>
<td>6.34</td>
<td>0.102</td>
<td>62.2</td>
<td>2.0</td>
<td>3.0</td>
</tr>
<tr>
<td>-4.5</td>
<td>6.32</td>
<td>0.102</td>
<td>62.0</td>
<td>1.0</td>
<td>1.5</td>
</tr>
<tr>
<td>-5.0</td>
<td>6.20</td>
<td>0.100</td>
<td>61.8</td>
<td>0.0</td>
<td>0.0</td>
</tr>
</tbody>
</table>
Table 9b. The experimental and calculated switch SW3 'on' time \( t_{sw3on} \) and integrating currents \( I_1 \), \( I_2 \) and their ratio corresponding to input voltage \( V_{in} \).  
\( (C_l = 0.039E-6 \text{ F}, V_t = -0.077 \text{ V}) \)

<table>
<thead>
<tr>
<th>Input voltage ( V_{in} ) (V)</th>
<th>Coarse count ( I_1 ) (mA)</th>
<th>Fine count ( I_2 ) (mA)</th>
<th>Ratio ( I_1/I_2 )</th>
<th>( t_{sw3on} ) with</th>
<th>( t_{sw3on} ) calculated</th>
</tr>
</thead>
<tbody>
<tr>
<td>-4.86</td>
<td>6.41</td>
<td>0.101</td>
<td>63.5</td>
<td>6.00</td>
<td>30.00</td>
</tr>
<tr>
<td>-4.88</td>
<td>6.40</td>
<td>0.101</td>
<td>63.4</td>
<td>5.00</td>
<td>25.71</td>
</tr>
<tr>
<td>-4.90</td>
<td>6.39</td>
<td>0.101</td>
<td>63.3</td>
<td>5.30</td>
<td>21.43</td>
</tr>
<tr>
<td>-4.92</td>
<td>6.36</td>
<td>0.101</td>
<td>63.0</td>
<td>3.40</td>
<td>17.14</td>
</tr>
<tr>
<td>-4.94</td>
<td>6.32</td>
<td>0.101</td>
<td>62.6</td>
<td>2.60</td>
<td>12.86</td>
</tr>
<tr>
<td>-4.96</td>
<td>6.31</td>
<td>0.101</td>
<td>62.5</td>
<td>1.80</td>
<td>8.57</td>
</tr>
<tr>
<td>-4.98</td>
<td>6.30</td>
<td>0.101</td>
<td>62.4</td>
<td>0.90</td>
<td>4.28</td>
</tr>
<tr>
<td>-5.00</td>
<td>6.35</td>
<td>0.100</td>
<td>63.5</td>
<td>0.00</td>
<td>0.00</td>
</tr>
</tbody>
</table>
C1 = 0.039 \mu F  
Rclk = 3K  
Vt = -0.077 V  
HIGH ORDER = 6 BITS  
LOW ORDER = 6 BITS

**Fig. 40.** (a) Experimental & (b) Accurate SW2 on time \((t_{sw2on})\) vs. input volt \((V_{in})\)
C1 = 0.039 μF
Rc = 3kΩ
Vt = -0.077 V
HIGH ORDER = 6 BITS
LOW ORDER = 6 BITS

Fig. 41. Experimental (a) & Accurate (b) SW3 on time (tsw3on) vs. input voltage (Vin)
CONCLUSION

A 12 bit low-power, high-accuracy, dual-rate integrating ADC has been designed, constructed, and tested for a 4096-channel multichannel analyzer for the radiation detection. The low-power ADC system is achieved by using CMOS integrated circuits, +7.5 V and -7.5 V power supplies. Power consumption is also reduced by using the dual-rate integrating technique instead of the single rate integrating, the Wilkinson-type or the successive approximation techniques.

An accuracy of +/- 1 LSB can be obtained using the dual-rate integrating ADC without the use of correction circuit whereas the Wilkinson-type and the successive approximation ADCs require correction circuits for reducing differential non-linearity error. This complicates the circuitry by requiring more components and increase the power consumption too.

To increase the rate of conversion of the dual-rate integrating ADC, three methods discussed are: using smaller hold capacitor, increasing the integrating currents and reducing the threshold voltage. Usually the rate of conversion is increased at the expense of increased power consumption. Because the sample-hold operational amplifier and comparators slew rate place limitation on the rate of sampling and conversion of this converter system, it is found that the best capacitor size to use is 0.039E-6 F
which yields a sample-conversion time of 80 microsecs. for a +5 V input voltage using a coarse integrating current $I_1$ of 6.40 mA and the fine-integrating current $I_2$ of 0.10 mA.

The dual rate integrating ADC is therefore a possible replacement for the commonly-used Wilkinson-type ADC in radiation detection electronic especially where high-accuracy and low-power is required. A dual channel system can be built to increase the rate of sampling and conversion and to improve the performance of the dual rate integrating ADC system. Further improvement on the rate of sampling and conversion can possibly be achieved by using the high speed CMOS integrated circuits.
REFERENCES


APPENDIX A

TESTING VOLTAGE OFFSET OF AN OPERATIONAL AMPLIFIER

Testing voltage offset of an operational amplifier is as shown in Fig. a.

Voltage offset, $V_{os} = \frac{V_o}{(R_b / R_a)}$
APPENDIX B
CMOS SWITCH ON RESISTANCE

For a CMOS switch, the ON resistance is that resulting from a parallel combination of n- and p-channel devices. The effective resistance is almost constant over a wide analogue signal range as shown in Fig. b.

![Diagram showing effective parallel resistance](image)

\[ R_{ds} = \text{DRAIN-SOURCE RESISTANCE} \]
IMPROVEMENTS IN RADIATION DETECTION ELECTRONICS

by

KAH NEE ONG

B. Sc., Iowa State University, 1986

AN ABSTRACT OF A MASTER’S THESIS

submitted in partial fulfillment of the requirements for the degree

MASTER OF SCIENCE

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1988
ABSTRACT

The design, construction, and test of a 12-bit, low-power, high-accuracy dual-rate integrating ADC system with a conversion time of 60 microsec. for a ± 5 V input voltage for a 4096-channel multichannel analyser is described. Low-power consumption is achieved by using CMOS integrated circuits, low power supplies, dual rate integrating technique and simple circuit design. The integrating behavior of the ADC improves the conversion accuracy and rejects noise without requiring correction circuit. Three methods to increase the conversion rate include reducing the hold capacitor size, increasing the integrating currents and reducing the threshold voltage. However, the low-power supplies, the operational amplifiers, the comparators, and the current sources place limitations on the three methods. The concluding result is to use a hold capacitor size of 0.039E-6 F, the integrating currents of 6.40 mA and 0.10 mA and a threshold voltage of -0.077 V using a 6-bit high and low order counters. Comparisons are made between the dual rate integrating ADC and the Wilkinson-type ADC as to why the former is a better replacement for the later in radiation detection electronics.