

ILLEGIBLE DOCUMENT

**THE FOLLOWING
DOCUMENT(S) IS OF
POOR LEGIBILITY IN
THE ORIGINAL**

**THIS IS THE BEST
COPY AVAILABLE**

A SOFTWARE SIMULATOR TO HOST
THE DATA GENERAL NOVA ON THE IBM 360

by

SUNEE GADETRAGOON

B.Sc.(Hons.), Chulalongkorn University, Bangkok
1964

9984

A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1972

Approved by:


Paul S. D.
Major Professor

LD
2668
R4
1972
631
copy 2

TABLE OF CONTENTS

Introduction	1
Design of the Simulator	5
Nova Object Code	6
Simulation of the Nova Object Code	9
Testing and Debugging of the Simulator	19
Future Modifications	20
Using the Simulator	22
Acknowledgements	24
References and Bibliography	25
Appendix I	
Program Listing	26
Appendix II	
Testing Runs	36

INTRODUCTION

A simulator allows programs written for one computer to be run on another. So does an emulator. Because of this there has been some confusion about the difference. As a matter of fact some people use the terms interchangeably. Compounding this confusion, simulation also refers to an entirely different concept, mathematical modelling.¹

The difference between the two is primarily the difference between the hardware and the software. An emulator can be implemented in two ways, by building an external hardware interface between the program input device and the computer or by changing the computer itself through microprogramming.

A simulator is a program written for the purpose of making the existing software and hardware compatible. Its advantage lies in the fact that no additional hardware needs to be built. So the computer requires no change that would alter its basic architecture, providing an additional measure of flexibility.

Software simulation of one computer on another can result in great gain with little effort. While the pitfalls of simulation are many, it is still the closest thing to a legal 'something-for-nothing' available to the computer user. It offers an opportunity of getting the available powers of one machine on another.

The purpose of this project was to provide a simulator which could be used to host the Data General Nova on an IBM 360. As described in the Systems Reference Manual For The Nova (2), the Nova computers are general purpose computer systems with a 16 bit word length. The machine is organized around four accumulators, two of which can be used as index registers. This accumulator/index register organization provides great efficiency and ease in

programming. The central processor performs a program by executing instructions retrieved from consecutive memory locations as counted by the 15 bit program counter PC. At the end of each instruction PC is incremented by 1 so that the next instruction is normally taken from the next consecutive location. Sequential program flow is altered by changing the contents of PC, either by incrementing it an extra time in a test skip instruction or by replacing its contents with the value specified by a Jump instruction. The other internal registers of importance to the programmer are four 16 bit accumulators, AC0 to AC3. Data can be moved in either direction between any memory location and any accumulator. Any instruction that references memory may address AC2 or AC3 as an index register. Instructions that move data to and from memory or the peripherals address a single accumulator as a source or destination of data while addressing a memory location or an I/O device. But the arithmetic and logical instructions do not reference memory; they simply address two accumulators, either or both of which may supply operands, and one of which may receive the result. Since an arithmetic or logical instruction does not contain a memory address, there are many bits that can be used for functions other than specifying the basic operation and the operands: the same instruction that adds or subtracts can also shift the result or swap its halves, test the result and/or carry for skip, and specify whether or not the result shall actually be retained.

Each instruction that addresses a memory location contains information to determine the effective address, which is the actual address used to fetch or store the operand or alter the program flow. The instruction specifies an 8-bit displacement which can directly address any location in four groups of 256 locations each. The displacement can be an absolute address, i.e. it may

be used simply to address a location in page zero, the first 256 locations in the memory. But it can also be taken as a signed number that is used to compute an absolute address by adding it to a 15-bit base address supplied by an index register. The instruction can select AC2 or AC3 as the index register; either of these accumulators can thus be used as an ordinary index register to vary the address computed from a constant displacement, or as a base register for a set of different displacements. The program can also select PC as a index register, so any instruction can address 256 words in its own vicinity (relative addressing). The computed absolute (15 bit) address can be the effective address. However, the instruction can use it as an indirect address, i.e. it can specify a location to be used to retrieve another address. Bits 1-15 of the word read from an indirectly addressed location can be the effective address or they can be another indirect address.

The program can make use of an automatic indexing feature by indirectly addressing any memory location from 20_8 to 37_8 . Whenever one of these locations is specified by an indirect address, the processor retrieves its contents, increments or decrements the word retrieved, writes the altered word back into the memory, and uses the altered word as the new address, direct or indirect. If the word is taken from locations 20_8 to 27_8 , it is incremented by 1; if taken from locations 30_8 to 37_8 , it is decremented by 1.

In the early stages of this project it was attempted to translate the Nova Object Codes (NOC) into IBM 360 Assembly Language, but it was found that simulation in this way will put some unnecessary restrictions on Nova Assembly Language programmers. For example, in such a case it would be virtually impossible to code Nova Assembly Language instructions to modify other instructions of the same program.

These restrictions provided an impetus to design some software to simulate the Nova Central Processor, instead of the NCC, on the 360.

This report describes the operation and scope of a software package which effectively simulates the operation of the Nova Central Processor on the IBM 360, except for I/O operations. The software package consists of a single PL/I program, which, when invoked, behaves as a Nova Central Processor and effectively simulates the execution of the NCC.

As Nova hardware processor is being simulated on the 360 software, it is not unexpected that the execution time of the NCC is considerably increased.

DESIGN OF THE SIMULATOR

The simulator basically consists of a variable size software-simulated Nova core and a software processor. The simulator reads in the core size in words -- each Nova word is 16 bits long -- and allocates appropriate 360 storage in units of 16 bits. Next it reads in the address of the memory starting from which the program is to be loaded, and the memory address at which the execution of the program is to begin. After this initialization phase the object code of the Nova program is read into the simulated memory and the execution is started as soon as the whole object module has been loaded. From the specified location it fetches one 16 bit instruction and interprets it in terms of the desired Nova operation and available System 360 facilities. The desired operation is then performed using 360 PL/I instructions. The next instruction is then fetched, normally from the next consecutive software-simulated Nova word unless the immediately preceding operation itself dictates the location of the word from which the execution is to be resumed.

The simulation is terminated whenever any of the following conditions is met:

1. A HALT instruction is encountered.
2. An unidentifiable instruction is encountered.
3. The size of the object module exceeds the specified core-size.

At the termination of simulation the amount of core used by the object module, all the accumulators, the SHIFTER and the CARRY are printed out. If the termination occurs due to one of the first two conditions, the current value of the program counter is also printed out to show the last executed instruction.

NOVA OBJECT CODE

The following is a description of the structure of NCC, as given in the Nova manual (2,3).

There are four basic formats for instruction words. In all but the arithmetic and logical instructions, bit 0 is off. If bits 1 and 2 are also off, bits 3 and 4 specify the function, jump or modify memory, and the rest of the word supplies information for the calculation of effective address. Bits 8 to 15 are the displacement, bits 6 and 7 specify the index register if any, and bit 5 indicates indirection of address.

0	0	0	FUNCTION	TYPE	INDEX	DISPLACEMENT			
0			3	4	5	6	7	8	15

Jump and Modify Memory Instructions

If bits 1 and 2 of the instruction word are different, they specify a Move Data function. Bits 3 and 4, in this case, address an accumulator, the rest of the word is as above.

0	FUNCTION	ACCUMULATOR	TYPE	INDEX	DISPLACEMENT				
0	1	2	3	4	5	6	7	8	15


Move Data Instructions

If bit 0 of the instruction word is one, bits 5 to 7 specify an arithmetic or logical function. The structure of an arithmetic or logical instruction word is shown below.

1	AC Source	AC destination	FUNCTION	SHIFT	CARRY	LCAD	SKIP								
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

Arithmetic and Logical Instructions

Each instruction in this class specifies one or two accumulators to supply operands to the function generator, which performs the function specified and produces a carry bit, whose value depends upon a base value specified by the instruction, the function performed and the result obtained. The base value may be derived from the carry flag or the instruction may specify an independent value.



Organization Of Arithmetic Unit

The 17-bit output of the function generator, comprising the carry bit and the 16-bit function result, then goes to the shifter. Here the 17-bit result can be rotated one place right or left, or the two 8-bit halves of the 16-bit function result can be swapped without affecting the carry bit. The 17-bit shifter output can then be tested for skip; the skip sensor can test whether the carry bit or the rest of the 17-bit word is or is not equal to zero. The 17-bit shifted word can be loaded into CARRY and one of the accumulators selected by the instruction. However, loading is not necessary; an instruction can perform a complicated arithmetic and shifting operation and test the result for skip without affecting CARRY or any accumulator.

The carry flag can be used in conjunction with the sign of the result to

detect overflow in operations on signed numbers, but its primary use is as a carry out of the most significant bit in operations on unsigned numbers, such as the lower order parts in multiple precision arithmetic. For unsigned numbers a carry is produced if addition or incrementing increases the number beyond $\lfloor 2^{**16}-1 \rfloor$. In subtraction, the condition is the same if, instead of subtracting, the complement of the subtrahend is added and one is added to the result (subtraction is performed by adding the two's complement). In terms of the original operands, the subtraction (A-B) produces a carry if A is greater than, or equal to B.

SIMULATION OF THE NOVA OBJECT CODE

1. Memory Reference Instructions:

The basic logic of the simulation of memory reference instructions consists of two basic steps, the calculation of the effective memory address and the simulation of the basic operation as specified by the object code.

The calculation of simulated address is taken care by an internal procedure called ADRSR.

The ADRSR fetches bits 9 to 16 of the NCC and converts them into a binary integer called M, by appending 3 binary zeros at the left end of M. Now if the NCC specifies absolute addressing, M is saved in a field called ADDRS. As in the other two types of addressing viz, relative and indexed, the displacement is signed, the ADRSR checks bit 9 of the displacement field to see if the displacement is negative. If so, the 3 zeros in the left half of M are replaced by 8 binary ones, in order to make the integer representation negative (2's complement notation).

If the object code specifies relative addressing, this binary integer is added to the contents of the simulated program-counter and placed in ADDRS. If the address is indexed, the bits representing the index register are picked up from the NCC and are used as a subscript to point to one of the four simulated accumulators. The contents of this accumulator are converted to a binary integer by using the UNSPEC function, and then added to M. The sum is then placed in ADDRS.

Bit 6 of the object code is now checked to see if the effective address is direct or indirect. If it is an indirect address the following procedure is followed:

The rightmost 15 bits of the simulated core location, pointed to by the

contents of ADDRS, are picked up and converted into a binary integer called M, appending a zero in the high order bit of M by using the UNSPEC function. If the core location from which the 15 bits have been fetched lies between 16_{10} to 23_{10} of the simulated core, M is increased by one and the rightmost 15 bits of the updated contents are stored back into the location from which they were fetched; otherwise if the address of the simulated core location lies between 24_{10} to 31_{10} , the contents of M are decreased by one and the rightmost 15 bits of the updated contents are stored back into the location from which they were fetched. Bit 1 of this location is now fetched and if it is a one, indicating an indirect addressing, bits 2 to 15 are again converted back to a binary number by appending 8 zeros at the high order position. This number is stored in ADDRS and the cycle is repeated until such contents are fetched whose bit one is nonzero, which indicates a direct address. As soon as a direct address is found out it is stored into ADDRS. The internal procedure now checks whether the address lies within the bounds of the object module and if not, a message is printed out just as a warning and no other action is taken. It should be noted that this last operation does not represent an equivalent operation of the Nova processor. The Nova processor does not perform any such checking. It simply uses the computed address as the effective address.

At this point the internal procedure returns the control back to the main procedure, with the effective address in the field called ADDRS.

Once the simulated address has been computed only the basic operation of the NOC remains to be simulated. The following is the description of the basic operation of different memory reference instructions:

MOVE DATA INSTRUCTIONS: If the bits 1 to 3 of the NOC are 001 then the

transfer of data from memory to a register is specified, otherwise if these bits are 010 the transfer of data is the other way around, that is, from one of the registers to memory. In these two cases bits 3 and 4 of the NCC are fetched from the NCC and converted to a binary number which is used as a subscript to point to the appropriate simulated accumulator, the contents of ADDRS are used as a subscript to point to the appropriate locations in the simulated Nova-memory. The transfer of data operation is simulated by PL/I assignment statement.

JMP & JSR INSTRUCTIONS: These instructions specify that a branch is to be made to the effective address, that is, from the memory location pointed to by the contents of ADDRS. The JMP instruction is simulated by simply replacing the contents of PC by the effective address. JSR is slightly different in that before a branch is made return address is saved in accumulator 3. This operation is simulated by:

- Increasing the program counter (PC) by 1.
- Storing the bit representation of the PC in simulated accumulator 3.
- Replacing the contents of PC by those of ADDRS.

After any of these branch instructions has been simulated, the next instruction to be simulated is fetched from the core location pointed to by the PC.

Modify Memory Instructions: If bits 4 and 5 of the NCC are 10 or 11, it specifies Increment and Skip if Zero (ISZ) or Decrement and Skip if Zero (DSZ) instructions, respectively. Both of these instructions are simulated by:

- Fetching 16 bits from the simulated core location, pointed to by the contents of ADDRS.

- Converting these 16 bits to a binary number by using the UNSPEC function.
- Depending on bits 4 and 5 of the NOC, incrementing or decrementing this binary number by one.
- Storing the bit representation of the updated binary number back into the core location from where it was originally fetched.
- Incrementing the simulated FC by 1, if the resulting binary number was zero.

The last operation causes the skipping of the next instruction in the immediately following execution cycle.

2. Arithmetic and Logic Instructions:

As described earlier, each of these instructions specifies one or two accumulators to supply operands to the function generator, which performs the function specified by the instruction. The shifter is simulated as a 17-bit field. The four accumulators are simulated by an array of four elements each of which is 16 bits.

After simulating the basic function of the instruction, the result is stored in rightmost 16 bits of SHIFTER. In Nova, the function generator produces the carry bit whose value depends upon three quantities:

1. Base value specified by the instruction.
2. The function performed.
3. The result obtained.

The carry bit is simulated by the first of the 17 bits of the SHIFTER. In the Nova the base value of the carry may be derived from the carry flag. The carry flag is simulated as a 1-bit field, called CARRY.

In the Nova the 16-bit result and a 1-bit carry are then moved to the SHIFTER. The simulation of the SHIFTER was explained previously. In the Nova environment, the 17-bit result in the SHIFTER can be rotated one place right or left, or the two 8-bit halves of the 16-bit function result can be swapped without affecting the carry bit. As the first two operations deal with the individual bits, they are simulated by using the SUBSTR function. The swapping operation is simulated by using an 8-bit intermediate work area called STRORE3.

In the Nova, after the shifting operation has been performed, the skip sensor can test whether the carry bit or the other 16 bits are, or are not, equal to zero. This operation is simulated by converting the rightmost 16 bits of SHIFTER into a binary number and then comparing this number with zero.

Finally, the appropriate bit of the instruction is tested to find out whether the result of the operation is to be loaded into the destination accumulator (ACD) or not. Loading is simulated by a PL/I assignment statement.

Simulation of Base Value of Carry Bit: The base value of the carry bit is simulated as follows:

If bits 11 & 12 of the NCC are 00, the CARRY is unchanged.

If bits 11 & 12 of the NCC are 01, the CARRY is equal to '0'B.

If bits 11 & 12 of the NCC are 10, the CARRY is equal to '1'B.

If bits 11 & 12 of the NCC are 11, the CARRY is equal to -CARRY.

Simulation of Left Rotation: This operation is simulated by:

- Storing the first bit of SHIFTER in a 1-bit field called STORE.
- Moving bits 2 to 17 into bit positions 1 to 16.
- Storing the bit in STORE into the 17th bit of SHIFTER.

Simulation of Right Rotation: This operation is simulated by:

- Storing the 17th bit of SHIFTER into a one bit field called STORE.
- Moving bits 1 to 16 into bit positions 2 to 17.
- Storing the bit in STORE in the first bit position of SHIFTER.

Simulation of Swapping: This operation is simulated by:

- Storing 2nd to 9th bits of SHIFTER in a 8-bit field called STORE3.
- Moving 10th to 17th bits of SHIFTER to 2nd to 9th bits of SHIFTER.
- Moving the 8 bits in STORE3 to the 8-bit right hand side subfield of SHIFTER.

Simulation of Loading: This operation is simulated by:

- Moving 2nd to 16th bits of SHIFTER to the Kth element of the array of registers simulating the Nova accumulators; where K is a binary number which is constructed by fetching bits 4 & 5 of the NOC (indicator of destination accumulator), and converting them into a binary number by using the UNSPEC function.
- Copying the first bit of SHIFTER into the one bit field called CARRY.

Simulation of Skipping: This operation is simulated by adding 1 to the simulated PC.

This operation causes the simulator to skip one instruction in the next execution cycle. The following text explains the simulation of various options of the Skip operation.

a) Skip on Zero Carry (S2C):

The first bit of SHIFTER is compared with a zero bit. If the comparison is equal, the skip operation is simulated.

b) Skip on Nonzero Carry (SNZ):

The first bit of SHIFTER is compared with a zero bit. If the comparison is unequal, the skip operation is simulated.

c) Skip on Zero Result (SZR):

Bits 2 to 16 of SHIFTER are converted to a binary number by UNSPEC function. This number is then compared with zero and if it is equal, the skip operation is performed.

d) Skip on Nonzero Result (SNR):

Bits 2 to 16 of SHIFTER are converted to a binary number by the UNSPEC function. This number is then compared with zero, and if it is unequal, the skip operation is performed.

e) Skip if Either Carry or Result is Zero (SEZ):

Both the comparisons of S_{ZC} and S_{ZR} are performed and if either of them shows an equal result, the skip operation is performed.

f) Skip if Both Carry and Result are Nonzero (SBN):

Both the comparisons of S_{ZC} and S_{ZR} are performed and if neither of them shows an unequal result the skip operation is performed.

g) Always Skip (SKP):

No checking is done and the PC is incremented by 1 under all the circumstances.

Simulation of the Basic Arithmetic & Logic Operations: The following text illustrates the simulation of the basic arithmetic and logic functions as specified by the NOC.

As these instructions refer to accumulators, bits 2-3 and 4-5 specify source and destination accumulators, respectively. As soon as any of these instructions is encountered these bits are picked up and converted to two binary numbers, J and K. These numbers are used as a pointer to locate the

corresponding simulated accumulators. J points to the source accumulator while K points to the destination accumulator.

a) Complement instruction (COM):

Using the logical NOT function of PL/l, the 16 bits of Jth simulated accumulator, $\lceil \text{REG}(J) \rceil$, are logically complemented and stored in bits 2-17 of SHIFTER.

b) Negate instruction (NEG):

Using the logical NOT function of PL/l, the 16 bits of REG(J) are logically complemented. Logical complement is then converted to a binary number and 1 is added to this number in order to get the 2's complement of the original value of REG(J). Bit representation of this 2's complement is then stored in bits 2-16 of SHIFTER. Now, if bits 2-16 are all off, bit 1 is replaced by the complement of CARRY, otherwise it is replaced by CARRY.

c) Move instruction (MOV):

The 16 bits of REG(J) are stored in bits 2-17 of SHIFTER. Bit 1 of SHIFTER is then replaced by CARRY.

d) Increment instruction (INC):

The 16 bits of REG(J) are converted to a binary number. 1 is then added to this binary number and the resultant value is stored in bits 2-17 of SHIFTER, using the UNSPEC function. Now, if all the 16 bits of REG(J) were zeros, bit 1 of SHIFTER is replaced by the complement of CARRY, otherwise it is replaced by CARRY.

e) Add Complement instruction (ADC):

The 16 bits of REG(J) are logically complemented by using the logical NOT function. This complement is then converted to a binary number M, using the UNSPEC function. The 16 bits of REG(K) are now converted to another binary

number called N. M and N are now added together and the sum is stored in bits 2-17 of SHIFTER.

If REG(J) is greater than REG(K), bit 1 of SHIFTER is replaced by the complement of CARRY, otherwise it is replaced by CARRY.

f) Subtract instruction (SUB):

The simulation of this operation is performed as follows:

- REG(J) is logically complemented by using the PL/I logical NOT function.
- This complement is then converted into a binary number, M, by using the UNSPEC function.
- 1 is added to M to get 2's complement of the original value of REG(J).
- REG(K) is then converted to another binary number, called N, by using the UNSPEC function.
- M and N are added together and the sum is placed in bits 2-17 of SHIFTER, by using the UNSPEC function.
- If original value of REG(J) was not less than that of the original value of REG(K), bit 1 of SHIFTER is replaced by the complement of CARRY; otherwise it is replaced by CARRY.

g) Add instruction (ADD):

Basic operation of this instruction is simulated as follows:

- The 16 bits of REG(J) are converted to a binary number, M, by using the UNSPEC function.
- The 16 bits of REG(K) are converted to another binary number, N, by using the UNSPEC function.
- The sum of M and N is placed in bits 2-17 of SHIFTER.

- If the sum is greater than $2^{**}16$, bit 1 of SHIFTER is replaced by the complement of CARRY; otherwise it is replaced by CARRY.

h) Logical AND instruction (AND):

This operation is simulated by storing the logical AND of REG(J) and REG(K) in bits 2-17 of SHIFTER by using the PL/I AND operator.

TESTING AND DEBUGGING OF THE SIMULATOR

This simulator has been thoroughly tested for most of the possible errors. The following method was adopted in investigating whether the simulator simulated the Nova properly:

1. The simulator was broken up into different parts depending upon the types of instructions it simulates:
 - a) Move Data Instructions part.
 - b) Modify Memory & Jump instructions part.
 - c) Arithmetic & Logic Instructions part.
2. The calculation of memory addresses in memory reference instructions was applicable to a number of instructions, therefore it was also done in a separate module, although it was always tested along with the memory reference instructions.
3. Each of these modules was tested for most of the cases first independently of each other and then as one big module.
4. Finally, the modules for different types of instructions were merged into one module. In other words, the simulator now consists of three entities, arithmetic/logic simulation, memory reference simulation and effective address calculation simulation.

The sample programs which were tested on this simulator are included in Appendix II.

Since this simulator does not print the output, we tested the programs by executing the Nova Object Code on the simulator and on the Nova and then dumping out the simulated core and checking manually whether the result were the same as produced by Nova or not.

FUTURE MODIFICATIONS

This simulator is capable of simulating only execution of Nova Object Code, excluding I/O instructions. It does not simulate the hardware of the Nova completely. For example, it cannot simulate interrupts or the manual manipulation of the memory during the execution of a program.

The simulation of Nova I/O can be very easily incorporated in this simulator. The other two operations, however, are very difficult to simulate. The reason is that interrupts and manual manipulation are both time dependent features.

The main problem in the simulation of Nova I/O on the 360 is the interaction of the 360 I/O operations of one program with such operations of another concurrently running program. In the 360 environment, especially when using a high level language like PL/I, I/O operations are handled by the operating system; while in the Nova individual programs are responsible for their own I/O. Consequently, the logic of Nova I/O is very detailed since each and every thing is to be taken care of by the problem program. One individual step of this logic is meaningless if seen after separating it from other steps. Our simulator is not capable of decoding the logic of a Nova program. It simply reads one instruction and executes it. If it were possible to decide that the instruction being executed is a part of the I/O logic, the whole set of such instructions could be bypassed, and the control transferred to the appropriate 360 I/O routine.

Another problem is the difference in the internal and external representation of characters in the Nova and the 360. The internal representation of characters is entirely different in the two machines. Hence, whenever any I/O would be simulated a translation operation would have to be performed,

and this would somewhat affect the total execution time of a Nova program on the simulator.

One possible scheme of incorporating Nova I/O in this simulator would be to perform manual editing of the Nova listing and assigning special codes to those instructions which are a part of the I/O logic. The simulator would then be able to recognize these instructions and would be able to bypass them until it finds an explicit I/O instruction, at which point it can use the standard I/O routines of the 360. It should, however, be noted that this scheme would be practically useless in situations where the execution of a program would modify any of these marked instructions.

As of now, during the simulation of the execution of a Nova program whenever the simulator encounters an I/O instruction, it calls a procedure called I_O_ROUTINE. This procedure simply bypasses the simulation of the execution of this instruction and prints out a message:

'I/O INSTRUCTION BYPASSED AT LOCATION xxxx'

If, at any time, a routine is available which can simulate the Nova I/O, it can easily be appended to this simulator. It should, however, be noted that the simulation of Nova I/O is not easy, since detailed consideration must be given to the timing problems.

USING THE SIMULATOR

As described earlier, the main input to the simulator is the Nova Object Code. However, before reading in the Nova Object Code, the simulator looks to find out the following four initialization factors:

1. Core size of the Nova machine for which the original program was written.
2. Memory address at which the loading of the program is to begin.
3. Memory Address at which the execution of the program is to begin.
(This is to take care of such programs in which constants have been defined before the first executable code.)
4. Page zero location where the load address of this program is to be saved, i.e. the Restart Address.

These pieces of information should be presented in the input stream before the actual Nova Object Code, in the form of numeric constants in exactly the same sequence as they are listed above.

IMPORTANT: All four of these items should be in DECIMAL and NOT in OCTAL.

The main input of the simulator is the NCC in Binary Coded Octal. For example, the Nova source code:

ADD 1,2

is equivalent to:

133000_8

When coded in binary, each digit is represented by three bits except the first digit which is either a binary one or a binary zero. Hence, when this object code is to be used as input to the simulator, it should be coded as:

'1011011000000000'B

The simulator accepts input by a 'GET LIST' statement, and therefore, the

only format requirement for the input is that two binary coded NCCs should be separated by at least one blank, if there is more than one NCC on a single card, and each of them should be enclosed in quotation marks and followed by the alphabetic B. Consequently, a maximum of four NCCs can be accommodated in a single card.

After all the NCCs have been placed in the input stream, the last NCC should be followed by a non bit-string constant. This will raise a CONVERSION condition, which will be recognized by the simulator as the end of the Nova program. This is in anticipation for the situation when the simulator will be able to perform I/O also, at which stage the input to the Nova program will also have to be present in the input stream of the simulator.

It should be noted that the simulator recognizes a CONVERSION error as a valid condition indicating the end of the Nova Object Code, hence the input stream should be thoroughly checked for any undesirable non bit-string data items.

ACKNOWLEDGEMENTS

The author is indebted to Professor Thomas N. Trump for his invaluable guidance throughout the course of this work.

Thanks are also due to Dr. K. Conrow and Dr. M.A. Calhoun for their valuable suggestions.

Gratitude is expressed to Dr. Paul S. Fisher for providing machine time on the Data General Nova.

REFERENCES AND BIBLIOGRAPHY

1. Hauber, V. P., Computer Simulation -- Something For Nothing, Data Processing Magazine, Vol 13 No. 3, March 1971.
2. English, W., How To Use The Nova Computers, Data General Corporation, Scuthboro, Massachusetts, April 1971.
3. Blosser, P. A. and Schneider, V. B., NOVA BASIC Emulation On A Micro-programmed Minicomputer, Proceedings of the ACM SIGPLAN symposium, University of Kansas, Lawrence, January 1972.
4. IBM Corporation, IBM System 360 Operating System PL/I Language Reference Manual, IBM Form #GC 28-3201-3.
5. IBM Corporation, IBM System 360 Operating System PL/I Programmer's Guide, IBM Form #GC 28-6594-6.

Appendix I

PROGRAM LISTING

```

1      INTRPR: PROC OPTIONS(MAIN);
1      /* THIS PROGRAM SIMULATES THE EXECUTION OF A NOVA PROGRAM ON THE   */
1      /* (IN 36). THE INPUT TO THE PROGRAM IS BINARY CODE OCTADEIMAL   */
1      /* NOVA OBJECT CODE. THE PROGRAM READS IN THE ENTIRE OBJECT CODE IN   */
1      /* THE SPECIFIED LOCATION. THEN IT STARTS EXECUTING THE PROGRAM FROM   */
1      /* THE SPECIFIED LOCATION OF THE SIMULATED MEMORY. EACH INSTRUCTION ON   */
1      /* IS SIMULATED TO PRODUCE THE SAME EFFECT AS THAT OF EXECUTION ON   */
1      /* A NOVA MACHINE. THE PROGRAM DOES NOT SIMULATE THE I/O INSTRUCTIONS;   */
1      /* ALTHOUGH, ONLY FOR THE PURPOSE OF DEBUGGING IT IS CAPABLE   */
1      /* OF READING AND PRINTING NOVA PROGRAM I/C IN A VERY CRUDE MANNER. */
1      DCL CPRE-SIZE BIN FIXED(15,0);

1      SAVE PIN FIXED(15,0), /* WORK AREA TO SAVE THE LOAD_POINT */
1      LOAD_POINT BIN FIXED(15,0),
1      START_POINT BIN FIXED(15,0),
1      RESTART_ADDRESS BIN FIXED(15,0);

1      GET LIST(CORE_SIZE,LCAC_POINT,START_POINT,RESTART_ADDRESS);
1      SAVE_LOAD_POINTS;
1      OUT SKIP LIST(*,*:CPU CHECK);

1      PUT SKIP;
1      PUT DATA (CORE_SIZE,LCAC_POINT,START_POINT,RESTART_ADDRESS);
1      RESTART;

1      DCL REG(0:2) BIT(15); /* SIMULATES NOVA ACCUMULATORS */
1      NOVA_LJCCR_SIFT PIT(16); /* SIMULATES NOVA MEMORY */
1      SHIFTER_BIT(17); /* SIMULATES NOVA 'SHIFTER' */
1      CARRY_BIT(14); /* SIMULATES NOVA CARRY FLAG */
1      ZERO_BIT(13);
1      SIGN_BIT(12);

1      WORD BIT(16),
1      PR_SIV FIXED(15,0), /* SIMULATES THE PROGRAM COUNTER */
1      ATLAS_BIN FIXED(15,0),
1      P* PT, FIXED(31,0),
1      LSTA BIN FIXED(15,0),
1      PREVY_REF(13) LAG(1);

1      /* POLY TO SIMULATE NOVA LOCATICS */
1      /* CONVERSION CODE IS RECOGNIZED AS INTENTIONAL TO INDICATE THAT */
1      /* NOVA OBJECT CODE HAS BEEN COMPLETELY FED AND THAT THE FOLLOWING */
1      /* INPUT, IF ANY, IS THE INPUT TO NOVA PROGRAM */
1      DR_CLEVERATION;

1      ECHO;
1      PUT SKIP LIST(*,*:END OF ECHO CHECK);
1      PUT SKIP;
1      GO TO SIMULATE;
1      ECHO;
1      On_ECHO;
1      REGIV;
1      PUT SKIP(3)LIST(*:EOF CARLCYTEREC C: NOVA=SYSIN JCR HALTE;
1      ECHO;
1      SET IC_EACS;
1      /* SET PT TO THE ADDRESS OF PULLAY LOCATION IMMEDIATELY PRECEEDING */
1      /* START POINT */
1      PUT START_POINT(1);
1      /* SET START POINT IN PAGE 160 OF SIMULATED MEMORY */
1      /* RECALL, START-POINT-SIMULATED-SYSTEM-DISTANT-LOCATION */
1      /* IN CPU NOVA OBJECT CODE */
1      START;
1      /* USE DATA(SIMULATED-P) 1014 */
1      /* DATA(JCR-LDA-255) */

1      PAGE 2

```

```

INTRPR: PRCC OPTIONS(MATN);

      1   1   PAGE   3

25    /* MODIFY POINTER TO POINT TO NEXT LOCATION
      LOAD_POINTER=LOAD_POINTER+1;
26    /* CHECK IF PROGRAM SIZE EXCEEDS CORE_SIZE
      IF LOAD_POINTER>CORE_SIZE THEN
      DO;
      PUT SKIP LIST(*PROGRAM SIZE GREATER THAN CORE_SIZE) JOB
27      TERMINATE=D'0';
      STOP;
28      END;
29      GO TO START;
30
31    /* START SIMULATION
      /* POINT PC TO NEXT MEMORY LOCATION
32    SIMULATE: PC=PC+1;
      /* CHECK IF A WRONG BRANCH HAS BEEN MADE
      /* IF PC=<LCAD_POINT(PC)> THEN
33      DO;
      PUT SKIP LIST(*INVALID INSTR. ENCONTRRED AT *IPCI*) JOB
34      HALTED*D';
      STOP ENDS;
35      END;
36
37    /* SIMULATE HALT INSTRUCTION
      IF SUBSTR(NJVA(PC),1,4)='HALT' THEN
38      DO;
      PUT SKIP LIST(*JCR HALTED AT LOCATION *IPCI*) JOB
39      HALTED;
      GO TO ENDS;
40
41    /* CHECK FOR I/O INSTRUCTION
      IF SUBSTR(NJVA(PC),1,3)='IOI*B' THEN
42      DO;
43      /* SIMULATE I/O INSTRUCTION
      IF SUBSTR(NJVA(PC),1,3)='IOU' THEN
44      DO;
45      /* SIMULATE I/O INSTRUCTION
      CALL IO_ROUTINE;
46      /* GO BACK TO FETCH NEXT INSTRUCTION
      GO TO SIMULATE;
47
48    /* CHECK FOR ARITHMETIC/LOGIC INSTRUCTION
      IF SUBSTR(NJVA(PC),1,1)='+' THEN
49      DO;
50      /* SIMULATE ARITHMETIC/LOGIC INSTRUCTIONS
      CALL ARITH;
51      /* GO BACK TO FETCH NEXT INSTRUCTION
      GO TO SIMULATE;
52      END;
53
54    /* CALCULATE EFFECTIVE ADDRESS OF MEMORY LOCATION
      CALL ALDR;
55    /* IF IT IS MODIFY MEMORY OR JUMP INSTRUCTION
      /* THEN GET THE PROPER PROCEDURE BLOCK,
      /* IF SUBSTR(NJVA(PC),1,3)='J' THEN
56      DO;
      UNSPEC(INSTR)=0; J=J+1; B1=SURSTR(NJVA(PC),4,
57      2);
58      GOTO MEMORY_R(IFINSTR);
59      /* IT IS NEW IDA OR START INSTRUCTION
      UNSPEC(INSTR)=0; J=J+1; B1=SURSTR(NJVA(PC),4,2);
60      /* IF SUBSTR(NJVA(PC),1,2)='JL' THEN
61      DO;
62      /* IF LN=MCV THE CONTENTS OF SIMULATED MEMORY LOCATION TO THE
63      /* IF

```

```

INTRPR: PROC OPTIONS(MAIN);
  1   1   PAGE   4

  /* SPECIFIED SIMULATED DESTINATION ACCUMULATOR
  REG(K)=NOVA(ADDRS);
  GO TO SIMULATE;
  62   4   78
  63   4   79
  64   4   80
  LNC;
  /* OTHERWISE STORE THE SPECIFIED SIMULATED INTO THE SPECIFIED
  /* MEMORY LOCATION IN THE SIMULATED CORE
  /* GO BACK TO FETCH THE NEXT INSTRUCTION
  IF SUBSTR(NOVA(PC),i,3)='J0*B THEN
  DO;
    NOVA(ADDRS)=REG(K);
    GO TO SIMULATE;
  END;
  /* IT IS AN UNIDENTIFIABLE INSTRUCTION
  PUT SKIP LIST(*INVALID INSTRUCTION ENCOUNTERED AT LOCATION I
  IPC);
  GC TO ENDS;
  69   4   85
  70   2   86
  71   2   86
  72   2   86
  MEMORY_REF (J):
  /* IT IS A JUMP INSTRUCTION
  /* SET PC TO THE NEW ADDRESS AND GO BACK TO FETCH NEXT INSTRUCTION
  /* FROM THAT ADDRESS
  PC=ADDRS-4;
  PC=ADDRS-4;
  GC TO SIMULATE;
  73   6   88
  74   6   88
  75   6   88
  76   6   88
  77   6   88
  78   6   88
  MEMORY_REF (21):
  /* IT IS A DSZ INSTRUCTION. CONVERT THE CONTENTS OF THE MEMORY
  /* LOCATION TO A BINARY NUMBER
  UNSPEC(M)=NOVA(ADDRS);
  /* ADD 1 TO THE BINARY NUMBER
  M=M+1;
  79   4   89
  /* STORE THE UPDATED NUMBER BACK INTO THE MEMORY
  /* NOVA(ADDRS)=UNSPEC(P);
  RTRN;
  /* IF THE NUMBER IS HIGH ZERO, SET PC TO FETCH NEXT INSTRUCTION FROM *
  /* NEXT TO NEXT LOCATION
  /* IF M=J THEN
  PC=PC+1;
  GO TO SIMULATE;
  80   5   90
  81   5   90
  82   5   90
  83   4   90
  84   4   90
  MEMORY_REF (3):
  /* IT IS A DST INSTRUCTION. CONVERT THE CONTENTS INTO A BINARY
  /* NUMBER AND SUBTRACT 1 FROM THIS NUMBER.
  UNSPEC(M)=NOVA(ADDRS);
  M=M-1;
  GOTO RTRN;
  85   3   90
  86   3   90
  87   3   90
  PRGC;
  /* CL ARITH_LOGIC(1:7) LABEL;
  88   4   90
  /* SET THE ONE VALUE FOR CARRY
  IF SUBSTR(NOVA(PC),i,i)=*'C1*B THEN
  CARRY='0*B;
  ELSE
  IF SUBSTR(NOVA(PC),i,i,2)='1C*B THEN
  89   4   90
  90   4   90
  91   5   91

```

```

INTRPR: PRCC OPTIONS(MAIN):          1   1   PAGE      5

92    CARRY=1'B;
93    ELSE
94    IF SUBSTR(INDA(PC),11,2)=="11'B THEN      5  92
95    CARRY=~CARRY;                            6  93
96    /* GET POINTERS TO THE SIMULATED SOURCE AND DESTINATION ACCUMULATORS*/ 6  94
97    UNSPEC(J)=`000000000000`B1SUBSTR(INDA(PC),2,2); 3  95
98    UNSPEC(K)=`000000000000`B1SUBSTR(INDA(PC),4,2); 3  95
99    UNSPEC(INSTR)=`0000000000000000`B1SUBSTR(INDA(PC),6,3); 3  96
100   GOTO ARITH_LOGIC (INSTR);

101   ARITH_LOGIC(0):
102   /* IT IS COMPLEMENT INSTRUCTION */           5  99
103   /* GET LOGICAL COMPLEMENT OF SOURCE ACCUMULATOR */ 5  99
104   SUBSTR(SHIFTER,2,16)=-REG(J);               5  99
105   /* SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT */ 5  100
106   SUBSTR(SHIFTER,1,1)=CARRY;                  5  100
107   CC TO SHIFT;                            5  101
108   ARITH_LOGIC(1):
109   /* IT IS A NEGATE INSTRUCTION */             5  105
110   /* GET LOGICAL COMPLEMENT OF SOURCE ACCUMULATOR */ 5  105
111   UNSPEC(M)=~REG(J);
112   /* ADD 1 TO LOGICAL COMPLEMENT TO GET 2'S COMPLEMENT */ 5  105
113   M=M+1;
114   /* STORE IT IN THE SHIFTER */                5  106
115   SUBSTR(SHIFTER,2,16)=UNSPEC(M);
116   UNSPEC(M)=REG(J);
117   /* IF SOURCE ACCUMULATOR IS ZERO, SUPPLY THE COMPLEMENT OF CARRY AS */ 5  107
118   /* TH= NEW CARRY BIT */                      5  107
119   IF M=J THEN
120     SUBSTR(SHIFTER,1,1)=-CARRY;                5  107
121   /* OTHERWISE SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT */ 5  108
122   ELSE
123     SUBSTR(SHIFTER,1,1)=CARRY;                  5  109
124   GC TO SHIFT;                            5  109
125
126   ARITH_LOGIC(2):
127   /* IT IS A MOVE INSTRUCTION */              6  110
128   /* MOVE SOURCE ACCUMULATOR TO SHIFTER AND BASE VALUE OF CARRY TO */ 6  111
129   /* THE CARRY BIT */                      6  111
130   SUBSTR(SHIFTER,2,16)=REG(J);
131   SUBSTR(SHIFTER,1,1)=CARRY;                  6  111
132   GC TO SHIFT;                            5  112
133
134   ARITH_LOGIC(3):
135   /* IT IS AN INCREMENT INSTRUCTION */        5  113
136   /* CONVERT SOURCE ACCUMULATOR TO A BINARY NUMBER */ 5  113
137   UNSPEC(M)=REG(J);
138   /* ADD 1 TO THE BINARY NUMBER AND STORE IT IN THE SHIFTER */ 5  114
139   M=M+1;
140   /* IF SOURCE ACCUMULATOR HAS -1, COMPLEMENT THE BASE VALUE OF CARRY */ 5  115
141   M=M-1;
142   SUBSTR(SHIFTER,1,1)=-CARRY;                5  116
143   /* OTHERWISE SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT */ 5  116
144   ELSE
145     SUBSTR(SHIFTER,1,1)=CARRY;                  5  117
146   GC TC SHIFT;                            5  117
147
148   ARITH_LOGIC(4):
149   /* IT IS AN AND INSTRUCTION */            5  118
150

```

INTRPR: PROC OPTIONS(MAIN);	1	1	PAGE 6
/* CONVERT SOURCE ACCUMULATOR TO ITS LOGICAL COMPLEMENT	*/	133	
/* CONVERT DESTINATION ACCUMULATOR TO A BINARY NUMBER	*/	133	
UNSPEC(M)=~REG(J);	5	133	
UNSPEC(N)=REG(K);	5	134	
/* ADD THE LOGICAL COMPLEMENT OF SOURCE ACCUMULATOR TO THE BINARY	*/	135	
/* NUMBER	5	135	
123 N=M+N;	5	135	
/* STORE THE RESULT IN THE SHIFTER	*/	136	
SUBSTR(SHIFTER,2,16)=UNSPEC(M);	5	136	
/* IF SOURCE ACCUMULATOR IS GREATER THAN DESTINATION ACCUMULATOR	*/	137	
/* THEN SUPPLY THE COMPLEMENT OF THE BASE VALUE OF CARRY AS THE	*/	137	
/* CARRY BIT	5	137	
125 IF UNSPEC(REG(K))>UNSPEC(REG(J)) THEN	6	137	
SUBSTR(SHIFTER,1,1)=~CARRY;	6	138	
126 /* OTHERWISE SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT	*/	139	
127 ELSE	6	139	
SUBSTR(SHIFTER,1,1)=CARRY;	6	139	
128 GC TO SHIFT;	5	140	
129 ARITH_LOGIC(5):	*/	144	
/* IT IS A SUBTRACT INSTRUCTION	*/	144	
/* GET 2'S COMPLEMENT OF THE SOURCE ACCUMULATOR	*/	144	
UNSPEC(M)=~REG(J);	5	144	
130 /* CONVERT DESTINATION ACCUMULATOR TO A BINARY NUMBER	*/	145	
H=M+1;	5	145	
131 /* ADC 2'S COMPLEMENT OF THE BINARY NUMBER	*/	146	
UNSPEC(N)=REG(K);	5	146	
132 /* STORE THE RESULT IN THE SHIFTER	*/	147	
H=M+N;	5	147	
133 SUBSTR(SHIFTER,2,16)=UNSPEC(M);	5	148	
/* IF SOURCE ACCUMULATOR NOT GREATER THAN THE DESTINATION	*/	149	
/* ACCUMULATE, SUPPLY THE CUMULATION OF THE BASE VALUE OF CARRY	*/	149	
/* AS THE CARRY BIT	5	149	
134 IF REG(J)>REG(K) THEN	6	150	
SUBSTR(SHIFTER,1,1)=~CARRY;	6	151	
135 /* OTHERWISE SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT	*/	151	
136 ELSE	6	151	
SUBSTR(SHIFTER,1,1)=CARRY;	6	151	
137 GC TO SHIFT;	5	152	
138 ARITH_LOGIC(6):	*/	154	
/* IT IS AN AND INSTRUCTION	*/	154	
/* CONVERT SOURCE AND DESTINATION ACCUMULATORS TO BINARY NUMBERS	*/	156	
UNSPEC(M)=REG(J);	5	156	
UNSPEC(N)=REG(K);	5	157	
139 /* ADD THE BINARY NUMBERS TOGETHER	*/	158	
/* STORE THE SUM IN SHIFTER	*/	158	
M1=M+N;	5	158	
H=M+N;	5	158	
140 SUBSTR(SHIFTER,2,16)=UNSPEC(M);	5	159	
/* IF SUM IS NOT LESS THAN UNSIGNED (2*16), SUPPLY THE COMPLEMENT	*/	159	
/* IF THE BASE VALUE OF CARRY AS THE CARRY BIT:	*/	159	
IF UNSPEC(M1)<-0JJ0000000000000000000000000000.B	5	159	
THEN	5	159	
141 SUBSTR(SHIFTER,1,1)=~CARRY;	6	162	
142 /* OTHERWISE SUPPLY THE BASE VALUE OF CARRY AS THE CARRY BIT	*/	163	
143 ELSE	6	163	
SUBSTR(SHIFTER,1,1)=CARRY;	6	164	
144 GC TO SHIFT;	5	164	

INTRPR: PRCC OPTIONS(MAIN);

1 - 1 PAGE 7

```

147      ARITH_LOGIC(7):
148      /* IT IS AN AND INSTRUCTION
149      /* AND THE SOURCE AND DESTINATION ACCUMULATORS TO EACH OTHER
150      /* STORE THE RESULT IN SHIFTER
151      /* SUBSTR(SHIFTER,2,16)=REG(J)REG(K);
152      /* SUPPLY BASE VALUE OF CARRY AS THE CARRY BIT
153      /* SUBSTR(SHIFTER,1,1)=CARRY;
154
155      SHIFT:
156      /* PERFORM THE SHIFTING OF BITS IN SHIFTER AS SPECIFIED BY
157      /* BITS 9 AND 10 OF THE INSTRUCTION
158      /* SIMULATION OF LEFT ROTATION
159      /* IF SUBSTR(NOVA(PC),9,2)="01"b THEN
160      /*      DC;
161      /*      STORE=SUBSTR(SHIFTER,1,1);
162      /*      SUBSTR(SHIFTER,1,16)=SUBSTR(SHIFTER,2,16);
163      /*      SUBSTR(SHIFTER,17,1)=STORE;
164      /*      GC TO LOAD;
165      /*      ENCL;
166
167      /* SIMULATION OF RIGHT ROTATION
168      /* IF SUBSTR(NOVA(PC),9,2)="10"b THEN
169      /*      DO;
170      /*      STORE=SUBSTR(SHIFTER,17,1);
171      /*      SUBSTR(SHIFTER,2,16)=SUBSTR(SHIFTER,1,16);
172      /*      SUBSTR(SHIFTER,1,1)=JTCRE;
173      /*      GC TO LOAD;
174      /*      ENCL;
175      /*      END;
176
177      /* SIMULATION OF SWAPPING
178      /* IF SUBSTR(NOVA(PC),9,2)="11"b THEN
179      /*      DC;
180      /*      STCRE=8=SUBSTR(SHIFTER,2,8);
181      /*      SUBSTR(SHIFTER,2,8)=SUBSTR(SHIFTER,10,8);
182      /*      SUBSTR(SHIFTER,10,8)=STORE8;
183      /*      ENCL;
184
185      LOAD:
186      /* IF NO-LOAD BIT IN THE INSTRUCTION IS OFF, LOAD THE SHIFTER OUT-
187      /* PUT IN THE DESTINATION ACCUMULATOR AND CARRY BIT INTO CARRY
188      /* IF SUBSTR(NOVA(PC),13,1)="0"b THEN
189      /*      DC;
190      /*      REG(K)=SUBSTR(SHIFTER,2,16);
191      /*      CARRY=SUBSTR(SHIFTER,1,1);
192      /*      END;
193
194      SKIP:
195      /* PERFORM CHECKING FOR DIFFERENT SKIP OPTIONS
196      /* SIMULATION OF SKP OPTION OF SKIPPING
197      /* IF SUBSTR(NOVA(PC),14,3)="010"b THEN
198      /*      DC;
199      /*      PC=PC+1;
200      /*      RETURN;
201
202      /* SIMULATION OF SNC OPTION OF SKIPPING
203      /* IF SUBSTR(NOVA(PC),14,3)="010"b THEN
204      /*      DC;
205      /*      IF SUBSTR(SHIFTER,1,1)="0"b THEN
206      /*          PC=PC+1;
207      /*          RETURN;
208
209      /* SIMULATION OF SNC OPTION OF SKIPPING

```

```

INTRPR: PROC OPTIONS(MAIN);
 1   1   PAGE   8

185
186   IF SUBSTR(INVA(PC),14,3)='011'B THEN
187     DC;
188     IF SUBSTR(SHIFTER,1,1)='1'B THEN
189       PC=PC+1;
190     RETURN;
191     ENC;
192   /* SIMULATION OF SIZ OPTION OF SKIPPING
193     IF SUBSTR(INVA(PC),14,3)='120'B THEN
194   DC;  IF M=j THEN
195     PC=PC+1;
196   RETURN;
197   ENC;
198   /* SIMULATION OF SEC OPTION OF SKIPPING
199     IF SUBSTR(INVA(PC),14,3)='111'B THEN
200   DC;
201     IF M=40 THEN
202       PC=PC+1;
203     RETURN;
204   /* SIMULATION OF SBN OPTION OF SKIPPING
205     IF SUBSTR(INVA(PC),14,3)='110'B THEN
206   DC;
207     IF (M=1) & (SUBSTR(SHIFTER,1,1)='0'B) THEN
208   DC;
209     PC=PC+1;
210   RETURN;
211   /* SIMULATION OF SBX OPTION OF SKIPPING
212     IF SUBSTR(INVA(PC),14,3)='111'B THEN
213   DC;
214     PC=PC+1;
215   RETURN;
216   END ARITH;
217   ADPSR:
218   /* CONVERT DISPLACEMENT TO BINARY NUMBER
219   /* UNSPEC(')='00000000B1SUBSTR(INVA(PC),9,8);
220   /* IF ABSOLUTE ADDRESSING, USE DISPLACEMENT AS EFFECTIVE ADDRESS
221   /* IF SUBSTR(INVA(PC),7,2)='00'B THEN
222   /* AND GO TO CHECK ADDRESS TYPE
223   /* IF THE DISPLACEMENT IS NEGATIVE, IT IS IN 2'S COMPLEMENT
224   /* IF SUBSTR(INVA(PC),9,1)='1'B THEN
225   /* UNSPEC(')='11111111B1SUBSTR(INVA(PC),9,8);
226   /* IF RELATIVE ADDRESSING, ACC DISPLACEMENT AND PC TO GET EFFECTIVE
227   /* ADDRESS
228   /* IF SUBSTR(INVA(PC),7,2)='01'B THEN
229   /* ADD INEX REGISTER & DISPLACEMENT TO GET */
230   /* IF INDEXED ADDRESSING, ADD INEX REGISTER & DISPLACEMENT TO GET */

 4 208
 5 209
 6 210
 6 211
 5 212
 5 213
 5 214
 4 215
 4 216
 5 217
 5 218
 5 219
 5 220
 4 221
 4 222
 6 223
 6 224
 6 225
 5 226
 4 227
 5 228
 6 229
 6 230
 5 231
 5 232
 4 233
 4 234
 6 235
 6 236
 5 237
 5 238
 3 239
 3 240
 3 241
 4 242
 4 243
 5 244
 5 245
 5 246
 4 247
 4 248
 4 249
 4 250
 5 251
 5 252
 5 253
 4 254

```

PAGE 1

```

INTRPR: PRCC OPTIONS(MAIN);
231 /* EFFECTIVE #ADDRESS
232   IF SUBSTR(NOVA(PC),7,2)='10'>B THEN
233     /* UNSPEC(M)=REG(2);
234     /* UNSPEC(N)=REG(3);
235     /* IF INDIRECT ADDRESSING
236       /* FETCH THE CONTENTS OF EFFECTIVE ADDRESS
237       /* TYPE: IF SUBSTR(NOVA(PC),6,1)='1'>B THEN
238         BACK: DO;
239           UNSPEC(M)='0'>B ||SUBSTR(NOVA(ADRS),2,15);
240           /* CHECK FOR AUTOINDEXING
241           /* AUTO-INCREMENTING SIMULATION
242             /* AUTO-DECREMENTING SIMULATION
243               /* IF ADRS-<16&ADRS->23 THEN
244                 DO;
245                   M=M+1;
246                   WORK=UNSPEC(M);
247                   SUBSTR(NOVA(ADRS),2,15)=SUBSTR(WORK,2,15);
248                   END;
249                   /* IF THE CONTENTS AGAIN SPECIFY INDIRECT ADDRESSING, REPEAT THE
250                     /* CYCLE USING THE CONTENTS OF EFFECTIVE ADDRESS AS NEW ADDRESS
251                     /* IF SUBSTR(NOVA(ADRS),1,1)='1'>B THEN
252                       DO;
253                         UNSPEC(ADRS)='0'>B ||SUBSTR(NOVA(ADRS),2,15);
254                         /* OTHERWISE USE CONTENTS AS THE FINAL EFFECTIVE ADDRESS
255                         ACCRS=M;
256                         END;
257                         /* IF COMPUTER ADDRESS NOT WITHIN THE SCOPE OF OBJECT MODULE,
258                           /* PRINT OUT A WARNING MESSAGE
259                           /* IF ACCRS-<LOAD_POINT>ADRS>SAVE THEN
260                             PUT SKIP LIST(*OUT_OF_PROGRAM_ADDRESS_REFERENCE_AT_INS
261                                         TRUCTION#1PC);
262                           END ADRSR;
263                           /*_D_ROUTINE: PROC;
264                           /* IF NCVA(PC)='0110000C01031000'>B THEN
265                             RETURN;
266                           /* OTHERWISE
267                             DC PC=PC+1;
268                             RETURN;
269                           END;
270                           /* IF NOVA(PC)='0110000101001001'>B THEN
271                             PUT LIST(REG1));
272                           RETURN;
273                           END;

```

PAGE	10
INTRPR: PRCC OPTIONS(MAIN);	
273	
274	DC;
275	PUT LIST(REG(2));
276	RETURN;
277	END;
278	IF NOVA(PC)='0111000101001000'B THEN
279	DO;
280	GET LIST(REG(2));
281	RETURN;
282	PUT SKIP LIST' I/O INSTRUCTION BEING BYPASSED AT LOCATION
283	END I-O_ROUTINE;
284	ENDS;
285	/* PRINT OUT THE SIMULATED ACCUMATORS, SHIFTER, CARRY, AND ALL THE*/
286	/* MEMORY
287	PUT SKIP(2)DATA(PC);
288	PUT SKIP(2)DATA(REG);
289	PUT SKIP(2)DATA(SHIFTER.CARRY);
290	PUT SKIP;
291	DO K=SAVE TO LOAD_POINT-1;
292	PUT DATA(NOVA(K));
293	END;
294	END;
295	END INTRPR;
296	5 297
297	5 298
298	5 299
299	4 300
300	5 301
301	5 302
302	5 303
303	5 304
304	3 305
305	3 305
306	3 306
307	2 307
307	2 307
308	2 308
309	2 309
310	2 310
311	3 311
312	3 312
313	3 313
314	2 314
315	1 315

Appendix II

TESTING RUNS

```

CORE_SIZE= 4096 LOAD_POINT= 256 START_POINT= 256 RESTART_ADDRESS= 321

NOVA(256)=•001C00010CC01001•B;
NOVA(257)=•00100000ACCC10001•B;
NOVA(258)=•00100000100010001•B;
NOVA(259)=•01000000000000001•B;
NOVA(260)=•001000100CC00001•B;
NOVA(261)=•01000000000000001•B;
NOVA(262)=•00011001000000001•B;
NOVA(263)=•00000000000000001•B;
NOVA(264)=•01100100000000001•B;
NOVA(265)=•00000000000000001•B;
NOVA(266)=•00000000000000001•B;
NOVA(267)=•00000000000000001•B;
NOVA(268)=•00000000000000001•B;
NOVA(269)=•00000000000000001•B;
NOVA(270)=•00000000000000001•B;
NOVA(271)=•00000000000000001•B;
NOVA(272)=•00000000000000001•B;
NOVA(273)=•00000000000000001•B;
NOVA(274)=•00000000000000001•B;
NOVA(275)=•00000000000000001•B;
NOVA(276)=•00000000000000001•B;
NOVA(277)=•00000000000000001•B;
NOVA(278)=•00000000000000001•B;

ECHO CHECK
OUT_OF_PROGRAM_ADDRESS_REFERENCE_AT_INSTRUCTION 257
OUT_OF_PROGRAM_ADDRESS_REFERENCE_AT_INSTRUCTION 259
JCB HALTED AT LOCATION 264
PC= 264;

REG(0)=•00000000100010010111110•B REG(1)=•0111001101010101010•B
*8 REG(3)=•0111010101010111110•B REG(12)=•01001000000103000
*8 CARRY=•0•B;

SHIFTER=•000110100111001010010•B CARRY=•0•B;
NOVA(256)=•0C1000010CC01001•B; NOVA(257)=•01000CC000000010001•B;
NOVA(258)=•01000000000000001•B; NOVA(259)=•01C00000000000001•B;
NOVA(260)=•00011001000000001•B; NOVA(261)=•00011001000000001•B;
NOVA(262)=•00011001000000001•B; NOVA(263)=•00000000100010111111
1C1•B; NOVA(264)=•01100100000000001•B; NOVA(265)=•00000000000000001•B;
NOVA(266)=•00000000000000001•B; NOVA(267)=•00000000000000001•B;
NOVA(268)=•00000000000000001•B; NOVA(269)=•00000000000000001•B;
NOVA(270)=•00000000000000001•B; NOVA(271)=•00000000000000001•B;
NOVA(272)=•00000000000000001•B; NOVA(273)=•00000000000000001•B;
1C1•B; NOVA(274)=•00000000000000001•B; NOVA(275)=•00000000000000001•B;
NOVA(276)=•00000000000000001•B; NOVA(277)=•00000000000000001•B;
NOVA(278)=•00000000000000001•B;

```

```

      ECHO CHECK          4(9)    LOC(PCIN)=   0    START_PCINT=   0    RESTART_ACRESS= 256!;

      CORE_SIZE= 4(9)    LOC(PCIN)=   0    START_PCINT=   0    RESTART_ACRESS= 256!;

      NCVA(1)= '0000100000000001' B;      ABC:      JSR     ABC;
      NCVA(1)= '0000100000000001' B;      DSZ     $,AR   ONE;
      NCVA(2)= '0001100000000001' B;      JMP     #AH   HALT;
      NCVA(3)= '0000100000000001' B;      AR:     0     ONE;
      NCVA(4)= '0110011000000001' B;      DSZ     $,AR   ONE;
      NCVA(5)= '0000000000000000' B;      JMP     #AH   HALT;
      NCVA(6)= '0000000000000000' B;      .END

      END OF ECHO CHECK          4

      JCB HAL1EC AT LOCATION          4
      PC= 4;

      REG(0)= '0100010000000000' B;      REG(1)= '0111010101010101' B;      REG(2)=
      *B      REG(3)= '0000000000000001' B;      REG(4)= '0111010101010101' B;
      SHIFTER= '00011010011110010 B;      NOVA(1)= '0100000000000000' B;      NOVA(1)= '0100000000000000' B;
      NOVA(0)= '0000010000000000' B;      NOVA(2)= '0000000000000000' B;      NOVA(2)= '0000000000000000' B;
      0#;      NOVA(3)= '0000000000000000' B;      NOVA(3)= '0000000000000000' B;
      NOVA(5)= '0000000000000000' B;      NOVA(6)= '0000000000000000' B;

```

CCRE_SIZE	4096	LCAC_POINTS	9	START_PCHAN	0	RESTART_ADDRESS	256!
NOVA(0)	=	00010100CC3C1010P;		LDA	1,A		
NOVA(1)	=	'0101010101000000B;		MOVX	1,1		
NOVA(2)	=	'00110000000001011R;		LDA	2,B		
NOVA(3)	=	'11001100000000000P;		ADD	2,1		
NOVA(4)	=	'010010000000000001R;		STA	1,D		
NOVA(5)	=	'11010101011CCCC00'B;		MOVX	2,2		
NOVA(6)	=	'001C1000000C1100P;		LDA	1,C		
NOVA(7)	=	'11001100000000000P;		ADD	2,1		
NOVA(8)	=	'010010000000000001LH;		STA	1,E		
NOVA(9)	=	'011001000000000001LH;		HALT			
NOVA(10)	=	'000000000010000010;	A:	TXTR	"A"		
NOVA(11)	=	'00CCC000001000001C'8;	B:	TXTR	"B"		
NOVA(12)	=	'0000000001C000000P;	C:	TXTR	"C"		
NOVA(13)	=	'00000000001000000P;	D:	TXTR	"D"		
NOVA(14)	=	'00000000000100000P;	E:	TXTR	"E"		
			.END				
				FNC OF SCR CHECK			
				9			
				JCB HALT/C AT LOCATION			
				PCE =			
				REG(C) = '0100010000010000P'			
				REG(3) = '01101010111110E';			
				REG(1) = '0100001000000011'D			
						REG(2)	
						SHIFTER = '00100001001000011B	
						NOVA(0) = '001010000001010B;	
						NOVA(1) = '101010101011000000B';	
						NOVA(2) = '1100111000000000'E;	
						NOVA(3) = '1100111000000000B';	
						NOVA(4) = '0100100000001101B';	
						NOVA(5) = '1101001011000000B';	
						NOVA(6) = '0010100000001101P';	
						NOVA(7) = '1011C011000111111C';	
						NOVA(8) = '0000000000100000B';	
						NOVA(9) = '0100000000100000B';	
						NOVA(10) = 'CCCC000000100000L';	
						NOVA(11) = '0100000000100000P';	
						NOVA(12) = '0100000000100000E';	

40

102402 * DALC SG=STOP # 1 RESTART Addr. 37
 ACC37 003420 * LJC 37 * DALC SG=STOP # 1 RESTART Addr. 37
 START * LJC 37 * DALC SG=STOP # 1 RESTART Addr. 37
 D000400 * LJC 37 * DALC SG=STOP # 1 RESTART Addr. 37
 00401 0000012 LF: 12, LINE FEED
 00401 0000015 OR: 15, ICART RET.
 R0402 0000044 STR: 44, S
 00403 0000007 CM: 7
 00404 0000017 MK: 7
 00405 0000006 SAV: 6
 00406 0000006 SAV: 6
 00407 0000006 SAV: 6
 00410 177777 F: -1
 00411 177777 X: -6
 00412 0000004 SX: 60
 00413 0000007 SV: 0
 00414 0000001 A: A1
 CC415 0000011 BT: V1
 00416 0000003 BLK: X
 CC417 0000007 BEL: 7
 D0420 024762 START: LDA 1, STR
 JSR FRT
 NLJS TTI
 00422 0063017 SUB 0, C
 00423 100455 SUB 0, C
 CC424 0000001 L74: LDA 1, H
 JSR RED, CFT CHARACTER
 LDA 3, X<
 JSR FRT
 AND 3, P
 ADD 3, P
 JMP DN
 MJVEL, C, 0
 MJVEL, C, 0
 MJVEL, C, 0
 ADD P, 0
 ADD P, 0
 JMP LP+1
 LDA 3, F
 MJVEL, C, 0
 MJVEL, C, 0
 MJVEL, C, 0
 ADD P, 0
 ADD P, 0
 JMP LP+1
 LDA 3, F
 INC 3, SZR
 JMP DN-1
 STA 3, F
 STA 0, SAV
 SUB 0, C
 INC 3, SZR
 STA 3, SAV+2
 STA 3, CR
 LDA 3, F
 JSR FRT
 LDA 3, F
 JSR FRT
 LDA 3, SAV+2
 LDA 2, X
 STA 2, SV
 SUB 2, 2
 STA 2, F
 LDA 3, SAV
 KJV 2, 2, SAV
 JCR 1, J
 LDA 1, 3
 SUB 1, 3
 INC 1, N
 INC 3, 3
 INC 3, 3

```

01470 036721
01471 056722
01472 056723
01473 135eef
01474 175160 JLP:
01475 175160
01476 024765
01477 167466
01500 03p712
01501 147366
01502 03p711
01503 04c763
01504 02p705
01505 112414
01506 05c403
01507 03e705
01510 147426
01511 171630
01512 0300497
01513 024773
01514 155266
01515 030676
01516 151495
01517 04e494
01520 175175
01521 175175
01522 175175
01523 054671
01524 014652
01525 036633
JLP:
01526 0246677
01527 151495
01530 139432
01531 0e7116
01532 0506556
01533 0246633
01534 0046655
01535 054694
01536 024653
01537 044654
01540 011721
01541 063511 PRT:
01542 0007777
01543 0451111
01544 0e170m
01545 0e36111 RFD:
01546 0e37777
01547 0715111
01548 0047643
01549 0451111
01550 0e170m
01551 0e170m
01552 0247656
01553 036706
01554 0246633
01555 0047643
01556 0047643
01557 064763
01558 054694
01559 1514950
01560 1501600
STA 2,X
STA 3,SAV
MOV 1,3
MOV 3,3
MOV 3,3
LDA 1,CM
AND 3,1
LDA 2,SX
ADD 2,1
LDA 2,SV
STA 0,SAV+1
LDA 0,X
SUB# 0,p,S4R
JMP *+3
LDA 2,A
AND 2,1
MUV 3,2
JSR PRT
LDA 0,SAV+1
MUV 2,3
LDA 2,SV
INC 2,p,SNR
JMP JLP
MUV 3,3
XUVL 3,3
XUVL 3,3
STA 2,SV
JMP LDP+2
LDA 2,F
LDA 1,B
INC 2,2
SC 1,2
JMP Dh
STA 2,F
LDA 1,BL4
STA 1,SV
JSR PRT
LDA 1,X
STA 1,SV
JMP RET
SKP# TTO
JMP *-1
DJAS 1,TTD
JMP 0,3
SKPDN TTI
JMP *-1
DIAS 2,TTD
DJAS 2,TTD
JMP 0,3
LDA 1,STB
JSR PRT
LDA 1,SHBL
JSR PRT
JSR PRT
JSR PRT
SIIH 2,2
LAC 2,2
NEG 2,2
STA 2,F

```

 00564 004615 LUA 1, CR
 00565 004754 JSR PRT
 00566 024612 LDA 1,L.F
 00567 004752 JSR P.R.T
 00570 000639 JMP? START
 00571 003077 HALT
 006429 •END START

MODE: S4Cn, 5715
 000420 000012 003015 000044 000017 000405 000572 000601
 000410 000001 177772 000060 177772 000011 000040 000007
 000420 024762 004520 078110 162400 024771 004520 034756 173450
 000430 132432 000466 101120 101120 143600 000767 034751
 000440 1754 005205 054746 049749 002400 000769 024732
 000450 054737 004470 224746 004466 034733 000735 152400
 000460 050732 034722 151005 000411 025450 116432 002464 175400
 000470 036791 050729 050713 135660 175100 004705 167400
 000480 130710 147570 030711 040733 020705 112414 000403 030705
 000510 147600 171000 004497 020673 155660 030676 151400 030666
 000520 175100 175100 175100 050676 000752 030663 024667 151400
 000530 139432 000716 050656 024663 004465 004404 024653 044654
 000540 000721 000751 000777 005111 001400 003610 000777 070510
 001550 071111 001200 024632 050766 024643 054764 004763 064762
 000560 152400 151000 150600 050625 004754 024615 024612 000752
 000570 000630 003077 000777 000777 000777 000777 000777 000777


```

NOVA(373) = "00001011110100" B;
NOVA(374) = "0010110110001010" B;
NOVA(375) = "0000101101101010" B;
NOVA(376) = "0010110110001010" B;
NOVA(377) = "0011011000111111" B;
NOVA(378) = "000003001010010000" B;

```

END OF ECHO CHECK

EOF ENCOUNTERED ON NEVA•SYN: JOE HALTED

二〇一

A SOFTWARE SIMULATOR TO HOST
THE DATA GENERAL NOVA ON THE IBM 360

by

SUNEE GADETRACCON

B.Sc.(Hons.), Chulalongkorn University, Bangkok
1964

AN ABSTRACT OF A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1972

In order to use programs originally written for the Data General Nova on the IBM 360, a software simulator has been designed. This simulator consists of a single program written in IBM System 360 PL/I.

The input to the simulator is the Nova Object Code, written as 16 digit binary number. The simulator, when invoked, behaves as the central processor of the Data General Nova. It reads the object code of the Data General Nova into a variable size simulated memory and then starts simulating the Nova central processor by interpreting and executing the Nova Object Code in terms of the available 360 facilities.

The simulator is capable of simulating the Nova central processor for all the different instructions of the Nova, except the Input/Output instructions.

The report consists of a brief description of the Data General Nova, a detailed description of the working of the simulator, instructions on how to use the simulator, a discussion of the testing and debugging scheme of the simulator and a brief discussion on making the simulator more efficient.