

HOST/CC AND CC/CC ASYNCHRONOUS CONTROL LINE
DRIVER IN THE MIMICS NETWORK

by

ERWIN LYNN BEHME

B.S., Kansas State University, 1975

A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1977

Approved by:


Major Professor

TABLE OF CONTENTS

	PAGE
CHAPTER 1	
Introduction.....	1
1.1 Structure of Report.....	1
1.2 MIMICS Network Architecture.....	2
CHAPTER 2	
Asynchronous Lines.....	11
2.1 Motivation for use of Asynchronous Lines.....	11
2.2 Characteristics of Asynchronous Lines.....	12
2.3 Interdata PASLA.....	17
2.4 Example of a CRT Driver Using a PASLA.....	23
CHAPTER 3	
Asynchronous Control Line Driver -	
an Assembler Version.....	27
3.1 Interrupt Structure.....	28
3.2 Relationship to Asynchronous Processes.....	29
3.3 Module Layout.....	32
3.4 ACLDR Entry Points.....	34
3.5 Interrupt Service Routines.....	39
3.6 Notes on ACLDR Operation.....	41
CHAPTER 4	
Asynchronous Control Line Driver -	
a Concurrent PASCAL Version.....	42
4.1 IO_MACHINE.....	42
4.2 Example of a CRT Driver Using a PASLA.....	46
4.3 Relationship to Asynchronous Processes.....	49
4.4 ACLDR Entry Points.....	51
CHAPTER 5	
Summary.....	52
5.1 Comparison of Assembler and PASCAL Versions.....	52
5.2 Worked Completed.....	54
5.3 Extensions.....	54
BIBLIOGRAPHY.....	55
APPENDICES	
APPENDIX A - IO_MACHINE Instructions and Errors.....	56
APPENDIX B - ACLDR Assembler Code.....	63
APPENDIX C - ACLDR Concurrent PASCAL Code.....	77

**THIS BOOK
CONTAINS
NUMEROUS PAGES
WITH DIAGRAMS
THAT ARE CROOKED
COMPARED TO THE
REST OF THE
INFORMATION ON
THE PAGE.**

**THIS IS AS
RECEIVED FROM
CUSTOMER.**

LIST OF FIGURES

	PAGE
1.1 General Configuration of MIMICS.....	3
1.2 Possible Machine Configuration in a Cluster.....	5
1.3 Message Data Flow in MIMICS	
a. User Tasks with a Common CC.....	8
b. User Tasks in Same Cluster, but Different CC's.....	9
c. User Tasks in Different Clusters.....	10
2.1 Transmission of the Character "S" on an Asynchronous Line.....	14
2.2 Terminal/Computer Connection Using Modems.....	15
2.3 Connection of Two PASLAs for MIMICS.....	17
2.4 STATUS BYTE.....	19
2.5 COMMAND BYTES.....	20
3.1 Format of an SCB Being Transmitted.....	27
3.2 Transfer of Control Caused by an Interrupt From Device X'11'.....	30
3.3 Relationship of ACLDR to Asynchronous Processes.....	31
3.4 Modules of the ACLDR.....	33
4.1 IO_MACHINE STATUS WORD.....	46
4.2 Relationship of ACLDR to Asynchronous Processes.....	50

ACKNOWLEDGEMENTS

I would like to thank Dr. Virgil Wallentine, my major professor, for suggesting this project and for his help and guidance. I would like to thank Drs. William Hankley and Myron Calhoun for their suggestions concerning the paper. Also, I would especially like to thank Dave Neal, Jim Ratliff, Gary Anderson, and Earl Harris for all the help they have given me. Finally, I would like to thank the Computer Science Department and the Computing Center for the use of their equipment in running the programs and printing the report.

CHAPTER 1

Introduction

The Mini - Micro Computer System (MIMICS) is being developed at Kansas State University as a network of mini and micro-computers for a distributed data base system. This network is designed to use mini and micro-computers in order to provide the maximum amount of computing power at a minimum cost. MIMICS functions can be at geographically dispersed locations or in clustered activities and only the speed at which these functions are accomplished is affected. The computers in the network are not limited to one manufacturer or type, therefore the links between them must be universal. One type of link used between the computers is an asynchronous line. This paper contains a description of the design and implementation of an Asynchronous Control Line Driver (ACLDR) in the MIMICS network for these lines. The driver handles the functions necessary for sending and receiving of control information between computers within a cluster of the network.

1.1 Structure of the Paper

The remainder of this chapter contains an overview of the MIMICS network architecture based on the description in reference WHA76. It also describes the function of an Asynchronous Control Line Driver (ACLDR) in this network. Chapter 2 presents the reasons for using asynchronous lines in MIMICS. In it are described the asynchronous lines in

general, and then specifically, Interdata's Programmable Asynchronous Single Line Adapter which is used to link two Interdata machines together for this report. Chapter 3 gives the description of the Asynchronous Control Line Driver as implemented using Interdata's Common Assembler Language. Chapter 4 presents the Concurrent PASCAL version of this driver which runs under a KERNEL on the Interdata 16 bit machines. It also describes a special entry point in that Concurrent PASCAL KERNEL which the driver uses. Chapter 5 gives a comparison of the two versions of the driver plus a summary of the work completed and some extensions to conclude the report.

1.2 MIMICS Network Architecture

This section presents an overview of the MIMICS network architecture. It is not intended to give a detailed description of the entire network, but just the necessary elements to give the reader an understanding of how the Asynchronous Control Line Driver functions in MIMICS. This overview is based on reference WHA76, which gives a much more complete look at the network.

The general configuration of the MIMICS network is shown in Figure 1.1. It consists of nodes, which are known as "clusters", connected by low speed synchronous communication paths. It is not necessary that the clusters be geographically remote from each other but they probably will be. Each cluster contains one or more central processing units (CPU's), all located "close" to each other




Figure 1.1
General Configuration of MIMICS

(on the order of tens to hundreds of feet). Localizing of these CPU's in a cluster provides for interconnection with high speed synchronous data paths (perhaps 5-10 Megabytes per second transfer rate).

This is the view of the network that the average user might get. The actual makeup of MIMICS is much more complicated. Figure 1.2 shows a possible machine configuration in a cluster. It contains three host CPU's and two Communication Controller (CC) CPU's. The double lines represent high speed data paths and the single lines represent low speed control lines. The circles on the single lines are the hardware interfaces which operate the lines. Most of the burden of network communication is given to the CC's to lessen the load on the host CPU's. Each host is connected to a CC via a KSUBUS. This bus provides high speed data transfers from the memory of one CPU to that of another on the same KSUBUS under control of local Data Movers (DM). It also allows this fast transfer of data from one KSUBUS to another KSUBUS in the same cluster through remote Data Movers. The job of a CC is to communicate with the hosts on its own KSUBUS and with the other CC's in the cluster to set up the Data Movers to accomplish this movement of data. One CC in each cluster is designated as the enter/exit CC and its function is to handle communication from its cluster to remote clusters across synchronous lines. Asynchronous lines carry control information between the different CPU's within the cluster.

When a CPU requests some data through its operating




Figure 1.2
Possible Machine Configuration in a Cluster

system, the control computer associated with that host is contacted via the asynchronous line link. The request is then passed to the network message system which takes the necessary steps to find the requested data. There are many distributions of data and many ways of supplying that data to the requesting tasks.

1 - If the requested data exists in the host's memory or the memory of another host on the same KSUBUS, then the CC sets up a high speed copy of the data into the memory area of the requesting user task.

2 - If the data resides in the CC's memory then a similar high speed copy is executed.

3 - If the data is in the memory of a host in the cluster but not on the same KSUBUS, then the CC's associated with the hosts arrange for the transfer of the data using the Remote Data Movers that connect the two KSUBUS's.

4 - If the requested data exists in a remote cluster, it is transferred first to the enter/exit CC of the cluster where the data resides, then across a synchronous line to the enter/exit CC of the cluster of the requesting host, and finally to that host across the KSUBUS.

Of course, these are only a few of the possibilities, but they should give the reader a feel for the types of transfers that may be needed. These examples are also illustrated in Figure 1.3, which was reprinted, with permission, from reference WHA76.

There are two types of computer-to-computer connections using asynchronous lines in the MIMICS network. The first

type is the link between a host computer and its communication controller (CC). In Figure 1.3, the data requests are sent across these asynchronous control lines. The second type, which also uses asynchronous lines, is the connection between communication controllers in a cluster of the network. This type is shown in Figure 1.3b.

The requests for data that are sent across the control lines are set up in the Asynchronous Communication Processes. These processes then call a driver for the asynchronous lines to transfer the requests. The design and implementation of this Asynchronous Control Line Driver is presented in this paper.




Figure 1.3a

Message Data Flow in MIMICS:
 User Tasks with a Common CC,
 (Either same host or two hosts on same KSUBUS)




Figure 1.3b

Message Data Flow in MIMICS:
User Tasks in the same Cluster,
but not the same CC.




Figure 1.3c

Message Flow in MIMICS:
User Tasks in Different Clusters

CHAPTER 2

Asynchronous Lines

One major problem in designing a network is how to connect the computers together without having to build special interfaces between the machines. One method chosen to transmit control messages for the MIMICS network is to handle communication across asynchronous lines. This chapter contains the basis for this decision, the characteristics of asynchronous lines, and how they are used on the Interdata 16-bit machines.

2.1 Motivation for use of Asynchronous Lines

In an effort to minimize the amount of money and time spent to develop the MIMICS network, asynchronous lines were chosen to carry control messages between computers. This choice was made because "off-the-shelf hardware" for these lines can be used, they are basically universal, and they are relatively straight-forward to operate.

Most manufacturers of computers have designed and built asynchronous line interface hardware that is compatible with their machines, thus eliminating the need for the network developers to design, build, and debug them. This greatly reduces the time and money spent for linking the computers together.

RS-232C is the Electronic Industries Association interface standard for Asynchronous Lines. This is very important because a network can be made up of many different

kinds of computers and if the connections between them are similar, then the interface drivers which control these connections can be similar also. Because of the RS-232C standard, greater portability of the control line driver between machines may be obtained.

All asynchronous interfaces which are RS-232C compatible have common output signals of Data Terminal Ready, Request to Send, and one output data line, plus common input signals of Carrier, Data Set Ready, Clear to Send, Ring and one input data line. These wires are connected to different data sets according to the needs of that data set. The use of these signals for this report will be discussed in the following sections.

Since the interface hardware handles all functions of the actual transmitting and receiving of data across the wire, the device driver is only concerned with transferring data to and from the interface and handling interrupts from that interface. The handling of interrupts differs depending on the machine used, but the different hardware interfaces usually interrupt in like manner, i.e. an interrupt is generated when a character enters the interface and one is generated when a character leaves the interface.

2.2 Characteristics of Asynchronous Lines

Asynchronous lines are characterized by data transmission with an unknown length of time between characters. The data flow across the line is independent of the operation of the central processor and the timing needed

for the hardware interface is part of each character being transmitted. This timing is in the form of a start bit at the beginning of each character and one or two stop bits at the end of the character. These bits are attached to and deleted from the character by the hardware.

In Figure 2.1 we show how the character "S" is transmitted on an asynchronous line. The start bit informs the hardware interface of an incoming character. The 7-bit character is next. The 8th bit of this character is used for parity, followed by either one or two stop bits. In some interfaces, such as Interdata's PASLA [INT01], the value of this bit is determined and checked by the hardware for possible errors in transmission, but in others it must be software controlled. Certain interfaces, like the PASLA, also allow the character length to be as little as 5 bits long. The length of the character is either hardwired on the interface board or under program control.

Since asynchronous lines are predominantly used with modems or terminals, special signals known as Ring, Data Terminal Ready (DTR), Data Set Ready (DSR), Carrier (CARR), Request to Send (RTS), and Clear to Send (CTS) are used along with Transmit Data (TDATA) and Receive Data (RDATA). With a hook up between a terminal and a computer using modems and a telephone line similar to Figure 2.2, the connection and transfer of data from computer to the terminal would be obtained as described in INT05:

1. The operator dials the computer using the terminal's telephone.




Figure 2.1
Transmission of the Character "S"
on an Asynchronous Line




Figure 2.2
Terminal/Computer Connection Using Modems

2. A ringing signal goes through the answering modem to the computer.
3. The computer returns a DATA TERMINAL READY (DTR) signal to the answering modem.
4. The answering modem sends a tone signal to the originating modem. The operator hears the tone and presses the data button of the originating modem.
5. The originating modem sends a DATA SET READY (DSR) signal to the terminal.
6. The answering modem sends a DATA SET READY (DSR) signal to the computer.
7. The modems are now in the data mode.
8. The computer can raise REQUEST TO SEND (RQ2S) which informs the answering modem it wants to transmit data.
9. The answering modem then responds with CLEAR TO SEND (CL2S) and begins transmitting a carrier signal.
10. The originating modem detects CARRIER ON (CO) and informs the terminal that the computer wishes to transmit.
11. On detection of CL2S, the computer can start sending data to the terminal.
12. The terminal receives the data as transmitted.
13. When the computer has finished sending all data, it drops REQUEST TO SEND (RQ2S).
14. The answering modem then stops sending carrier.

Steps 8 through 14 can be repeated (possibly with roles reversed) until either end terminates transmission.

For this report, the number of wires running between machines was kept to a minimum, therefore, several of these signals were not needed. The only ones used were Data Terminal Ready (DTR), Carrier (CARR), Transmit Data (TDATA),

and Receive Data (RDATA). In Figure 2.3 we show that DTR was used to activate the CARR signal of the other machine, and as with normal connections, TDATA was tied to RDATA of each machine. A common ground wire was also run between the machines.




Figure 2.3

Connection of two PASLAs for MIMICS

2.3 Interdata PASLA

For implementation on the Interdata machines the asynchronous lines are controlled by Interdata's Programmable Asynchronous Single Line Adapter (PASLA) [INT01]. The PASLA is a hardware device that is connected to the Multiplexor Bus and provides an interface between the Interdata computer and a number of data sets such as a CRT or a Modem. Depending on the type of data set, the PASLA can be wired for Half-duplex or Full-duplex operation. It can also be wired for two different baud rates, ranging from 47 Baud up to 16K Baud (the value of K is 1024). The choice of which rate to use plus several other options is determined by the programmer communicating with the PASLA.

He accomplishes this by using the machine language instructions Sense Status, Output Command, Write Data, and Read Data [INT02].

The Sense Status (SS or SSR) instruction is used to interrogate the status of the line and to test whether a character transfer was complete and correct. When an SS instruction is used, the device to which it is directed returns an 8-bit status byte. The format of the Sense Status instruction is:

SSR	R1,A2(X2)	Sense Status
SS	R1,R2	Sense Status Register

R1 contains an 8-bit device address and the returned status is placed in the second operand. The format of the status byte of the PASLA is shown in Figure 2.4 and explained below.

bits	0	1	2	3	4	5	6	7
	OV	PF or CL2S	FR ERR	RCR	BSY	EX	CARR OFF	RING

Figure 2.4

STATUS BYTE

- OV** The Overflow bit is 1 when a character that was received by the PASLA was not read before another one was received. The last character to be received is the one that exists in the PASLA.
- PF** The Parity Flag bit is 1 in read mode if received parity does not agree with the programmed parity. It is 1 in transmit mode if the Clear to Send (CL2S) signal is not being sent from the data set.
- FR ERR** The Framing Error bit is 1 if an incoming character has no stop bit.
- RCR** The Reverse Channel Receive bit is an option with some half-duplex data sets and is used to indicate the state (whether transmitting or receiving) of the data set.
- BSY** The busy bit is 1 whenever a character is being transmitted or received and indicates that the processor cannot transfer data to or from the PASLA without mutilating the character being transmitted or received.
- EX** The Examine bit is disabled on the transmit side of the PASLA in Full-duplex mode and is set to one on the receive side if any one of OV, PF,

or FR ERR bits are set.

CARR_OFF The Carrier Off bit is one if the Carrier Signal is no longer being received.

RING The Ring bit indicates that a ring signal is coming from the data set.

In order to set up the PASLA, the programmer needs some way of communicating with it and this is done with the Output Command instruction. The format of the Output Command instruction is:

OC R1,A2(X2) Output Command
OCR R1,R2 Output Command Register

R1 contains an 8-bit device address and the second operand contains the command byte that is sent to the device. This command byte is of two forms which are shown in Figure 2.5 and explained below:




Figure 2.5

COMMAND BYTES

Bit 7 tells the PASLA which command is being sent to it and Bit 0 of COMMAND 2 is unused.

PASLA COMMAND 1:

DIS/EN These two bits are separate for Transmit and Receive. They control the interrupts of the PASLA in the following manner:

0	0	No Change
0	1	Enable
1	0	Disable(interrupt queued)
1	1	Complement (Change State)

DTR When the Data Terminal Ready bit is 1 then the DTR signal going out of the PASLA is made active

ECHO-PLEX When this bit is 1, any incoming character is transmitted back out.

RCT/DTB Reverse Channnel Transmit and Data Terminal Busy are options of certain data sets and are unused in this implementation.

TRANS LB When on, the PASLA transmits a continuous space. It is unused in this implementation.

WRT/RD Inorder to get an interrupt when a character has been transmitted this bit must be active otherwise the hardware holds the busy signal high until a character is received.

PASLA COMMAND 2:

CLK The PASLA board can be wired for two different baud rates and if this bit is 0 then the lower of the two one is chosen, otherwise the higher one is used.

BIT SEL These two bits select how many data bits there are per character, not including parity.

Bit 2	3	Number of data bits
0	0	5
0	1	6
1	0	7
1	1	8

STOP BIT When this bit is 0 then only one stop bit is transmitted, otherwise two stop bits are sent.

PARITY Parity is set according to the following table:

Bit	5	6	Parity
	1	0	ODD
	1	1	EVEN
	0	x	NONE

Since the only control signal being sent out of the PASLA is Data Terminal Ready and the only one received is the Carrier signal, bits 3 through 6 of COMMAND 1 are not needed and are set to zero. After COMMAND 2 is issued to the PASLA to set the baud rate, the number of data bits, the number of stop bits, and the type of parity to match the two machines which are connected, COMMAND 1 is issued to turn DTR on and set the interrupt conditions for the PASLA. COMMAND 1 must be issued once for the receive side and once for the transmit side if both are to be used. If a character is to be sent to the PASLA then a Write Data instruction is issued. The format of the Write Data instruction is:

```
WDR R1,A2(X2)  Write Data
WD  R1,R2      Write Data Register
```

where R1 contains an 8-bit device address and the second operand contains the 8-bit byte to be transferred to the PASLA. When the byte is transmitted out of the PASLA, an interrupt is generated by the device if enabled. If interrupts are not desired then the WD instruction can be issued and status of the PASLA can be sensed until the busy flag goes to zero before sending another character. This is known as a "busy wait loop". The disadvantage of using "busy wait loop" is that it ties up the processor until the character has been transmitted. A "busy wait loop" can also be used to wait on a character to be received by the PASLA

or an interrupt can indicate to the processor that a character is available. When a character is in the PASLA, the program can get that character by issuing a Read Data instruction. The format of the Read Data instruction is:

```
RD   R1,A2(X2)  Read Data
RDR  R1,R2      Read Data Register
```

where R1 contains an 8-bit device address and the character is put into the second operand.

2.4 Example of a CRT Driver Using a PASLA

To give the reader a better feel for the operation of a PASLA, an example is given next. It shows the types of output commands that are issued to control the PASLA for a CRT in full duplex mode.

This PASLA is wired for full-duplex mode and a baud rate to match the speed of the CRT. For this example, the format of the characters transferred to and from the CRT will have one start bit, seven bits of data, odd parity, and two stop bits. Because of this configuration, the Output Command issued to set up the PASLA would use a COMMAND 2 byte of the value, binary '01101100'. This value can also be represented as hexadecimal '6C' (X'6C'). The next two Output Commands would be issued to set up the receive and the transmit sides of the PASLA to enable interrupts and activate Data Terminal Ready. The COMMAND 2 byte can be sent to either side but the COMMAND 1 byte has to be sent to both, if both are to be used. The receive side command byte would be a X'61' and the transmit side would be a X'63'.

After the PASLA has been initialized and a character is received from the CRT, an interrupt is generated if they are enabled. When the processor recognizes the interrupt, it sends control to a routine which usually reads the character out of the PASLA. When a character is to be transmitted, it is written out to the PASLA. The PASLA then sends it out on the asynchronous line. When the character leaves the PASLA, an interrupt is generated, if enabled, to inform a routine that another character can be sent.

The following program is a simple example which reads in ten characters from a CRT and then echoes all ten back out to the CRT, followed by a carriage return and a line feed. The main routine sets up the PASLA, waits for the message to be read in, starts the transmission of the message by an Output Command to enable interrupts, and then halts. The RCV routine is entered each time there is an interrupt on the receive side of the PASLA. It reads the character and puts it into a buffer. The XMT routine is entered whenever an interrupt occurs on the transmit side of the PASLA. The first interrupt is caused by Data Terminal Ready becoming active from the Output Command. Subsequent interrupts are caused by a character leaving the PASLA, indicating another one can be sent. When the buffer is empty, the Write Data instruction is skipped, terminating interrupts on the transmit side. The code for this example follows:

CRT DRIVER USING A PASLA

PROG= *NONE* ASSEMBLED BY CAL/16 00-00

0001	2	RDEV	TARGET 16		
0002	3	XDEV	EQU 1		
0003	4	FLAG	EQU 2		
0004	5	BPTR	EQU 3		
0005	6	CHAR	EQU 4		
	7		EQU 5		
	8		XHR 6,6		
0000R 0766	9		EPSR 7,6		DISABLE PROCESSOR INTERRUPTS
0002R 9576	10		RDEV,RADDR		GET RECEIVE DEVICE ADDRESS
0004R 4810	11		XDEV,RADDR		GET TRANSMIT DEVICE ADDRESS
0008R 4820	12		OC RDEV,SETUP		SET UP PASLA
000CR DE10	13		OC RDEV,ENRCV		ENABLE RECEIVE INTERRUPTS
0010K DE10	14		RDR RDEV,CHAR		DUMMY READ TO INSURE BUSY IS SET
0014R 9B15	15		EPSR 6,7		ENABLE PROCESSOR INTERRUPTS
0016R 9567	16		LHI BPTR,BUFFER		BUFFER POINTER
0018R C840	17	LOOP	CLHI BPTR,BUFFND1		WAIT FOR MESSAGE
001CR C540	18		BNE LOOP		
0020R 4230	19		LHI BPTR,BUFFER		
0024R C840	20		OC XDEV,ENXMT		ENABLE TRANSMISSION AND START
0028R DE20	21	STOP	B STOP		
002CR 4300	22	*			
	23	*****	RECEIVE INTERRUPT SERVICE ROUTINE		
	24	*			
	25	RCV	DC 0,0,X'3000'		OLD PSW AND NEW STATUS
0030R 0000	26		RD RDEV,0(BPTR)		STORE CHARACTER IN BUFFER
0032R 0000	27		AIS BPTR,1		INCREMENT BUFFER POINTER
0034R 3000	28		LPSW RCV		RETURN
0036R DB14	29	*			
0038R 2641	30	*****	TRANSMIT INTERRUPT SERVICE ROUTINE		
003CR C200	31	*			
	32	XMT	DC 0,0,X'3000'		OLD PSW AND NEW STATUS
0040R 0000	33		CLHI BPTR,BUFFND2		END OF MESSAGE ?
0042R 0000	34		BE XDONE		BRANCH IF YES
0044R 3000	35		XDEV,0(BPTR)		SEND OUT CHARACTER
0046R C540	36		AIS BPTR,1		INCREMENT BUFFER POINTER
0048R 4330	37		LPSW XMT		RETURN
004CR 0A24	38	*			
0052R 2641	39	*			
0054R C200	40		RADDR		RECEIVE DEVICE ADDRESS
	41	XADDR	DC X'16'		TRANSMIT DEVICE ADDRESS
0058R 0016	42	SETUP	DB X'17'		PASLA SET UP COMMAND
005CR 6C	43	ENRCV	DB X'6C'		ENABLE INTS, DTR, READ, COMMAND1
005DR 61	44	ENXMT	DB X'61'		ENABLE INTS, DTR, READ, COMMAND1
005ER 63	45	BUFFER	DS X'63'		BUFFER - 10 CHARACTERS LONG
005FR	46	BUFFND1	EQU *		
	47		DB X'0D'		CARRIAGE RETURN
0069R 0D	48		DB X'0A'		LINE FEED
006AR 0A	49	BUFFND2	EQU *		
0068R	50				END

CRT DRIVER USING A PASLA

NO ERRORS

CAL/16 00-00

ABSTOP	0000
ADC	0002
BPTR	0004
BUFFER	005FR
BUFFND1	0069R
BUFFND2	006BR
CHAR	0005
ENRCV	005DR
EIXMT	005ER
FLAG	0003
IMPTOP	005CR
LADC	0001
LOOP	001CR
RADOR	005BR
RCV	0030R
RDEV	0001
SETUP	005CR
STOP	002CR
XADOR	005AR
XDEV	0002
XDONE	0054R
XMT	0040R


PAGE 2 00:56:43 00/00/00

CHAPTER 3

Asynchronous Control Line Driver - an Assembler Version

The decision was made to use Asynchronous lines to carry control supervisor information between machine message systems within a cluster of the MIMICS network. Therefore, a driver was needed for these lines and it is called the Asynchronous Control Line Driver (ACLDR). The ACLDR acts as an interface between the Asynchronous Communication Processes and the PASLA hardware.

The ACLDR is designed to set up the PASLA and transfer the control information across asynchronous lines in the form of System Control Blocks (SCB). Figure 3.1 shows the format of an SCB that is being transmitted.



→
Flow of Data

Figure 3.1

Format of SCB Being Transmitted

The length, which is transmitted first, is one byte long and is equal to the number of bytes in the SCB excluding the length and checksum bytes. Each byte of the SCB is sent

next followed by a checksum. This checksum is the Modulo 256 sum of the length and all the bytes of the SCB. This chapter describes the ACLDR and how it was implemented on the Interdata 16 bit machines, using Interdata's Common Assembler Language (CAL) [INT02], to transfer SCB's across asynchronous lines.

3.1 Interrupt Structure

Before getting into the details of the ACLDR, one must understand how the Interdata machines handle interrupts. The Interdata has several types of interrupts, such as External, Machine Malfunction, and Fixed Point Fault. These are explained in reference INT02. This section is concerned only with Automatic I/O interrupts which are used for the ACLDR.

When the processor detects an interrupt, it saves the current state of the machine and transfers control to a software routine to handle the interrupt. Automatic I/O interrupts can be enabled or disabled by setting or resetting bits in the Program Status Word. The Program Status Word (PSW) [INT02] is a register in the machine which defines the state of the processor at any given time. If both bits 1 and 4 in the PSW are set then Automatic I/O interrupts are enabled. If bit 1 or both bits 1 and 4 are reset then they are disabled.

When an interrupt occurs and both bits 1 and 4 of the PSW are set, the microcode of the machine takes the interrupting device address, multiplies it by two, and uses

this value as a displacement into the Interrupt Service Table (IST). The IST starts at memory location X'D0' and contains the addresses of the Interrupt Service Routines (ISR) for 255 devices that could be in the system. Referring to Figure 3.2, if device X'11' gave an interrupt the microcode would add $2 * X'11'$ to X'D0' to obtain X'F2' which would be the memory location that contains the address of the ISR for device X'11'. When the ISR is entered, the PSW at the time of the interrupt is stored in the first two halfwords of the ISR and the new status is put into the PSW from the third halfword. The new instruction counter in the PSW points to the fourth halfword and execution of the ISR begins there. The Load PSW instruction loads a new state of the processor from a location in memory into the PSW register and when the ISR is to be exited, this instruction is executed with the OLD PSW that was stored in the first two halfwords of the ISR. In doing so the routine that was interrupted regains control at the point where the interrupt occurred.

3.2 Relationship to Asynchronous Processes

As shown in Figure 3.3, the Asynchronous Communication Processes call the ACLDR via one of its three entry points, ACL.SETUP, ACL.RCV, or ACL.XMT. These entry points communicate with the PASLA and the interrupt service routines to set up the PASLA and transfer bytes of data to and from it.




Figure 3.2
Transfer of control caused by an interrupt
from device X'11'




Figure 3.3
Relationship of ACLDR to Asynchronous Processes

3.3 Module Layout

In Figure 3.4 the modules of the ACLDR are presented. The ACLDR is reentrant so a block of memory is allocated for all the variables used for each PASLA (Receive/Transmit pair). This block of memory is called the Device Variable Table (DVT). The address of the DVT for a particular device is found in the Device Variable Table Map (DVTMAP). Each entry point in the ACLDR uses the physical line address passed to it as a displacement from the beginning of the DVTMAP to obtain the address of the DVT for that particular device.

When an interrupt occurs on a PASLA, the Device Map (DEVMAP), corresponding to the device which caused that interrupt, is entered. The DEVMAP is similar to Interdata's DCB [IDAT03]. It saves the current state of the machine, sets up the new state for handling the interrupt, and then branches to the Interrupt Service Routine. In the new machine state, interrupts to the processor are disabled and one register contains the address of the DVT. All the variables used by the ISR are obtained by a displacement from this address. The ISR is exited by a branch back to the DEVMAP where the previous state of the machine is restored and the processor resumes execution of the code which was interrupted.




Figure 3.4

Modules of the ACLDR

3.4 ACLDR entry Points

The Asynchronous Communication Processes can call any one of the three entry points in the ACLDR, ACL.SETUP, ACL.RCV, or ACL.XMT. Before doing so, the Asynchronous Process must store the parameters or addresses of the parameters to be passed in an array of contiguous halfwords (two bytes) in memory. The address of this array is stored in General Purpose Register 1 and the return address from the ACLDR is in General Purpose Register 15. Each entry point's functional specifications, the parameters passed to them, and high level algorithms of their code are given below.

ACL_SETUP(line_addr,return_code)

Functional Specifications:

ACL_SETUP is called by the Asynchronous Processes to set up the PASLA corresponding to the line_address passed as a parameter to allow transmission of an SCB.

Parameters:

line_addr	- entry parameter - Physical line address of the PASLA being initialized.
return_code	- return parameter - The return code to the calling routine. There are two conditions that can be returned: 0 - OK 1 - Instruction timeout

Algorithm:

```
ACL_SETUP(line_addr,return_code)
  DISABLE INTERRUPTS
  SET UP THE PASLA
  IF "INSTRUCTION TIMEOUT" THEN
    RETURN_CODE = "INSTRUCTION TIMEOUT"
  ELSE RETURN_CODE = "OK"
  ENABLE INTERRUPTS
  RETURN.
```

ACL_RCV(line_addr,in_buff_addr,length,max_size,return_code)

Functional Specifications:

ACL_RCV is called by the Asynchronous Processes when an SCB is expected to be received. The incoming SCB is placed in the input buffer. If an SCB was not received after a certain length of time, then the return code indicates this condition and control returns to the calling routine.

Parameters:

line_addr	- entry parameter - Physical line address of the PASLA used to receive the SCB.
in_buff_addr	- entry parameter - The address of the buffer where the SCB to be received will be stored.
length	- return parameter - The length of the SCB that was received.
max_size	- entry parameter - The maximum size of the input buffer.
return_code	- return parameter - The return code to the calling routine. There are five conditions that can be returned: 0 - Reception OK 1 - Loss of carrier indicating bad line condition 2 - Bad Checksum; error in transmission 3 - Timeout; SCB was not received in allotted amount of time 4 - Length too large; length received was larger than buffer length

Algorithm:

```
ACL_RCV(line_addr,in_buff_addr,length,maxsize,return_code)
  SET RECEIVE_MODE TO ALLOW RECEIVING OF CHARACTERS
  DO WHILE TIMEOUT HAS NOT OCCURRED
    IF CARRIER WAS LOST THEN
      SET RETURN_CODE = "LOSS OF CARRIER"
      CLEAR RECEIVE_MODE
      RETURN
    IF RECEPTION OF SCB IS DONE THEN
      IF CHECKSUM IS BAD THEN
        SET RETURN_CODE = "BAD CHECKSUM"
      ELSE SET RETURN_CODE = "OK"
      CLEAR RECEIVE_MODE
      RETURN
    END WHILE
  CLEAR RECEIVE_MODE
  SET RETURN_CODE = "TIMEOUT"
  RETURN.
```

ACL_XMT(line_addr,out_buff_addr,length,return_code)

Functional Specifications:

ACL_XMT is called by the Asynchronous Processes for transmission of an SCB from the output buffer. The length of this SCB is transmitted just before, and a checksum right after, the SCB itself. If the loss of carrier is detected during transmission then the return code indicates this fact, otherwise OK is returned.

Parameters:

line_addr	- entry parameter - The physical line address of the PASLA used to transmit the SCB
out_buff_addr	- entry parameter - The address of the SCB to be transmitted
length	- entry parameter - The length of the SCB being transmitted. This length is attached to the beginning of the SCB
return_code	- return parameter - The return code to the calling routine. There are two conditions that can be returned: 0 - OK 1 - Loss of carrier

Algorithm:

```
ACL_XMT(line_addr,out_buff_addr,length,return_code)
  SIMULATE AN INTERRUPT TO START TRANSMISSION
  DO WHILE TRANSMISSION TAKING PLACE
    IF LOSS OF CARRIER THEN
      SET RETURN_CODE = "LOSS OF CARRIER"
      RETURN
    END WHILE
  SET RETURN_CODE = "OK"
  RETURN.
```

3.5 Interrupt Service Routine:

RCV

Functional Specifications:

RCV is a reentrant procedure used to service interrupts coming from the receive side of a PASLA. The RCV routine ignores all interrupts until ACL_RCV sets the Receive Mode flag on. It then receives the length of the incoming SCB, the SCB itself, and a checksum. If the length is longer than the buffer size, then only enough characters to fill up the buffer will be read in. The excess will be ignored, resulting in a checksum error. If the length is correct but the checksum is wrong then the return code from ACL_RCV will indicate so.

Algorithm:

```
IF LOSS OF CARRIER IS DETECTED THEN
    SET CARRIER FLAG
    RETURN
IF THE RECEIVE MODE IS NOT ACTIVE THEN RETURN
READ THE CHARACTER
IF IT IS THE FIRST CHARACTER THEN
    SET THE BUFFER POINTER
    SET LENGTH = VALUE OF THE CHARACTER
    RETURN
IF THE BUFFER IS FULL THEN
    IF THE CHECKSUM = THE CHARACTER
        THEN CHECKSUMFLAG = "OK"
    ELSE CHECKSUMFLAG = "BAD CHECKSUM"
    SET THE DONE FLAG
    DISABLE RECEIVE MODE
    RETURN
ELSE
    STORE THE CHARACTER IN THE BUFFER
    ADD IT TO THE CHECKSUM
    INCREMENT THE BUFFER POINTER
    RETURN.
```


XMT

Functional Specifications

XMT is a reentrant procedure used to service interrupts coming from the transmit side of a PASLA. When a process wishes to send a message across an asynchronous line it calls ACL_XMT. ACL_XMT sets up the necessary variables to transmit a buffer and then simulates an interrupt to send control to XMT. XMT then transmits a character from the buffer. Each time a character leaves the PASLA another interrupt is generated which informs XMT that it may send another character. XMT first transmits the length of the buffer, then each character in the buffer, and then a checksum.

Algorithm:

```
IF DATA TERMINAL READY INTERRUPT THEN RETURN
IF LOSS OF CARRIER DETECTED THEN
    SET CARRIER FLAG
    RETURN
IF BEGINNING OF BUFFER THEN
    TRANSMIT LENGTH
    RETURN
IF BUFFER EMPTY THEN
    IF CHECKSUM HAS BEEN SENT THEN
        RETURN
    ELSE TRANSMIT CHECKSUM
    SET THE DONE FLAG
    RETURN
ELSE
    ADD CHARACTER TO CHECKSUM
    TRANSMIT THE CHARACTER
    INCREMENT THE BUFFER POINTER
    RETURN.
```

3.6 Notes on ACLDR Operation

The user of the ACLDR must know about certain assertions and conditions necessary for its correct operation. The ACLDR assumes that any parameter that is sent to it is a legitimate variable, i.e. the line_addresses are actually in the system, the buffer_addresses do not exceed the top of memory, etc. Also, when loss of carrier occurs because of a line break, hardware malfunction, etc., this condition is hidden from the Asynchronous Processes until the ACLDR is called to transmit or receive an SCB.

CHAPTER 4

Asynchronous Control Line Driver - a Concurrent PASCAL Version

Because of the difficulty in programming and debugging in assembler language, the ACLDR was also written in Concurrent PASCAL. This high level language was designed and implemented by Per Brinch Hansen [BRH75a] on a PDP 11/45. It has also been "ported" to an Interdata 8/32 by KSU personnel [NAR76]. The NAVY has developed a KERNEL [COZ76] which runs on Interdata 16-bit machines and Concurrent PASCAL programs compiled on the 8/32 run under this KERNEL. The remainder of this chapter first describes the input/output machine of the NAVY's KERNEL and then the implementation of the ACLDR in Concurrent PASCAL.

It is assumed that the reader is familiar with Concurrent PASCAL and the compilation of programs under the SOLO operating system [BRH76] [NAR76]. Since the 16-bit Interdata machines' amount of memory is too small to run a PASCAL compiler, the KERNEL and any Concurrent PASCAL programs running under that KERNEL must be compiled on the 8/32 using the SOLO system and transferred via mag tape, disk, etc. to the 16-bit machines.

4.1 IO_MACHINE

The KERNEL which runs on the 16-bit machines contains an entry point called the IO_MACHINE [COZ76]. This entry

point was designed to allow the user to control the operation of a device, independent of a particular machine or device. This eliminates the need for the user to handle the interrupts at the hardware level and also hides from him the actual method of transferring data to and from the device. This however, does not relinquish his control of the device. The IO_MACHINE instructions handle the usual I/O functions of issuing commands, sensing status, and reading or writing of data for each device. Although a lot of the work is done by the IO_MACHINE, the user must still understand the functional operation of the device in order to know which output commands control it and to understand the status that is returned. A device, in this context, is the actual hardware interface which handles the transfer of data to and from a terminal, disk, etc. or in the case of this report, to and from another hardware interface, i.e. a PASLA.

There are 21 instructions available for the user of the IO_MACHINE. These instructions can be divided into three categories. First, the device control instructions consist of CHANNEL, COMMAND, SENSE, WAIT_INTERRUPT, PREEMPT, and FREE. Second, the flow of execution is controlled by the COMPARE, JUMP, and RETURN instructions. The final category, data transfer instructions, are DATA, START_INPUT, and START_OUTPUT. The explanation of each individual instruction can be found in Appendix A. This explanation is contained in reference COZ76; It was included because it was not a permanent record at KSU as of April 1977, and was

found to be concise. A description of the instructions by this author would be redundant so the remainder of this section is dedicated to an explanation of how the IO_MACHINE is used followed by a simple example.

When the IO_MACHINE is called, the parameter passed to it is a record in the form shown below:

```
io_record = RECORD
    instruction_counter: integer;
    status: integer;
    bytes_transferred: integer;
    internal_use: ARRAY [0..12] OF integer;
    inst: ARRAY [0..max_instruction] OF integer
END "record";
```

The instruction_counter is the index of which instruction will be executed next in the instruction array. The status contains the device status in the lower byte of the integer and IO_MACHINE status in the upper byte upon exit from the IO_MACHINE. The number of bytes transferred is given next. The internal_use array is for the IO_MACHINE to make the code reentrant and is of no use to the user. The "inst" variable is an array of integers specifying the IO_MACHINE instructions and must have the starting index at 0. These integers are the instructions interpreted by the IO_MACHINE. Each instruction will be referenced in this report by name (e.g. IO_COMMAND or IO_RETURN) and not by its integer value.

The instruction array can be set up at either initialization time or at run time. Particular instructions can also be added or changed at run time as long as the instruction array index does not exceed the maximum number

of instructions. If any instruction has an argument, this argument will be in the next successive element or elements of the instruction array. In the case of an immediate instruction, the data is the argument itself; otherwise the argument is the address of the data.

The instruction_counter in the io_record points to the next instruction to be executed. When the IO_MACHINE is entered, the first instruction must be an IO_CHANNEL or an IO_CHANNEL_IMMEDIATE instruction. These instructions indicate to the IO_MACHINE which device to use. Each instruction is executed in order unless a jump is encountered. A normal exit from the IO_MACHINE occurs when an IO_RETURN is executed. Abnormal exits are caused by errors which occur during the execution of the IO_MACHINE instructions. These errors are also explained in Appendix A. The error conditions are returned in the STATUS word of the io_record, as shown in Figure 4.1, with the value of the device status in the lower byte and the value of the IO_MACHINE status in the upper byte. This feature gives the user the ability to look at the condition of the device and take appropriate action to control the device in the manner which best fits his needs.

INTERNAL	DEVICE
STATUS	STATUS

Figure 4.1

IO_MACHINE STATUS WORD

4.2 Example of a CRT Driver Using a PASLA

The use of the IO_MACHINE is best described by a short example. Section 2.4 gave the assembler version for a CRT driver which reads in 10 characters and then echoes them back to the CRT. The following example does the same function, but it is written in Concurrent PASCAL and uses the IO_MACHINE. The Command words for the Output Commands are the same in both examples except that the assembler version uses a hexadecimal value and the Concurrent PASCAL version uses decimal integers. In other words, the COMMAND 2 byte for the example in Section 2.4 was hexadecimal '6C' and in this it is decimal '108'. The Concurrent PASCAL code for this example follows:

```

*****
/ CRT DRIVER USING A PASLA
/ *****
CONST
  CRT = 9; "CRT - PASLA X*12"

TYPE EXAMPLE_CLASS = CLASS;
CONST
  MAX_INSTRUCTION = 29;
  BUSY_STAT = 8;
  "COMMAND 1 BITS"
  TENABLE = 64; "INTERUPTS ON"
  TDIR = 32; "DATA TERMINAL READY"
  TWRT = 2; "WRITE MODE"
  TRD = 0; "READ MODE"
  TCMND1 = 1; "COMMAND 1"
  "COMMAND 2 BITS"
  THIGH = 64; "HIGH BAUD RATE"
  T7BITS = 32; "7 BITS OF DATA"
  T2STOPS = 8; "2 STOP BITS"
  TODD = 4; "ODD PARITY"

TYPE
  IO_TYPE = RECORD
    IC;
    STATUS;
    N_XFER;
    INTERNAL;
    INST;
  END "IO_TYPE";
  "IO INSTRUCTION COUNTER"
  "IO MACHINE STATUS ON RETURN"

TYPE LINE12 = ARRAY [1..12] OF CHAR;

VAR IO_RECORD: IO_TYPE; BUFFER: LINE12;

PROCEDURE ENTRY EXAMPLE;
BEGIN
  WITH IO_RECORD DO
    BEGIN
      IC := 0; STATUS := 0;
      IO_RECORD := "READ IN 10 CHARACTERS"
      BUFFER[1] := '(13)'; "CARRIAGE RETURN"
      BUFFER[2] := '(10)'; "LINE FEED"
      IC := 13; STATUS := 0;
      IO_RECORD := "WRITE OUT THE BUFFER"
    END;
  END;

BEGIN "INIT"
  WITH IO_RECORD DO
    BEGIN
      INST[0] := IO_CHANNEL_IMMEDIATE; INST[1] := CRT;
      INST[2] := IO_DATA; INST[3] := 10; INST[4] := ADDRESS(BUFFER);
      INST[5] := IO_COMMAND_IMMEDIATE; INST[6] := THIGH+7BITS+T2STOPS+TODD;
      INST[7] := IO_COMMAND_IMMEDIATE; INST[8] := TENABLE+TDIR+TRD+TCMND1;
      INST[9] := IO_WAIT_INTERRUPT;
      INST[10] := IO_START_INPUT; INST[11] := NO_COMMAND;
      INST[12] := IO_RETURN;
      INST[13] := IO_CHANNEL_IMMEDIATE; INST[14] := CRT+1;
    END;
  END;

```



```

INSTC15J := IO_COMMAND-IMMEDIATE;
INSTC16J := TEMABLE+TDTR+TWRT+ICAND1;
INSTC17J := IO_DATA; INSTC18J := 12; INSTC19J := ADDRESS(BUFFER);
INSTC20J := IO_SENSE;
INSTC21J := IO_COMPARE-IMMEDIATE; INSTC22J := BUSY-STAT;
INSTC23J := IO_JUMP-FALSE; INSTC24J := 26;
INSTC25J := IO_WAIT-INTERRUPT;
INSTC26J := IO_START-OUTPUT; INSTC27J := NO-COMMAND;
INSTC28J := IO_WAIT-INTERRUPT;
INSTC29J := IO_RETURN;
END;
END; "EXAMPLE CLASS"
END.

```

4.3 Relationship to Asynchronous Processes

The Asynchronous Control Line Driver is functionally the same for both the assembler version and the Concurrent PASCAL version. The Asynchronous Communication Processes call the three entry points of the ACLDR to set up the PASLA (CALL ACL_SETUP), receive an SCB (CALL ACL_RCV), or transmit an SCB (CALL ACL_XMT). Each entry point then communicates with the PASLA to perform the desired operations. In the assembler version, it is the job of the programmer to write the code which communicates with the PASLA and handles the interrupts coming from that PASLA. The PASCAL process (or a class being executed by a process) needs only to call the IO_MACHINE in the KERNEL, with a set of instructions as parameters, and the IO_MACHINE does the rest.

In Figure 3.3 we show several modules needed for the implementation of the ACLDR in assembler language. The use of Concurrent PASCAL and the IO_MACHINE eliminates the need for the user to program these modules. Concurrent PASCAL allows the entry points, defined to be classes, to be reentrant so the user does not have to be concerned with special variable tables for each device, nor does he need the mapping of addresses to gain access to these tables. Because of the features of the IO_MACHINE, Figure 3.3 for the assembler version has been reduced to Figure 4.2 for the Concurrent PASCAL version. The ACLDR now contains only three classes, each being an entry point called by the Asynchronous Processes.




Figure 4.2

Relationship of ACLDR to Asynchronous Processes

4.4 Entry Points

The purpose of each entry point call and the parameters passed with the call are identical for both the assembler version and the Concurrent PASCAL version except for one slight change. Section 3.4 presented the functional specifications, the parameters passed, and high level algorithms for each entry point. To review, the calls and the parameters passed were as follows:

ACL_SETUP(line_addr,return_code)

ACL_RCV(line_addr,in_buff_addr,length,max_size,return_code)

ACL_XMT(line_addr,out_buff_addr,length,return_code)

The only difference between the two versions is that the line_addr parameter is the actual hardware device address in the assembler version where as it is a device index in the Concurrent PASCAL version. The KERNEL uses this index as a displacement into a table of the devices in the system.

CHAPTER 5

Summary

In this paper we presented the design and implementation of an Asynchronous Control Line Driver for the MIMICS network. We have shown how the ACLDR is used in the network and why asynchronous lines were chosen to carry control information in MIMICS. Implementation was accomplished on an Interdata 7/16 and an Interdata 85 using PASLA's to connect the two machines. Two different languages were used for this implementation. One version of the ACLDR is written in Assembler language and the other in Concurrent PASCAL. This summary discusses the advantages and disadvantages of using assembler language versus Concurrent PASCAL in the implementation of the ACLDR, the work completed, and a few possible extensions of the ACLDR to other machines.

5.1 Comparison of Assembler and PASCAL versions

The ACLDR was first written in assembler language on the Interdata 85. Since the operation of the PASLA for this project is somewhat different than most Input/Output devices, assembler language provided a low enough level of programming to control the hardware in the manner needed. It also allowed the programmer to minimize the amount of memory used by the ACLDR which is necessary because the ACLDR will eventually be used in micro-computers where memory use is critical.

Programming in assembler language has its advantages but it is very time consuming and often difficult to debug. After the assembler version of the ACLDR was written, Concurrent PASCAL became available for the Interdata 16-bit machines. This allowed the programming of the driver with a high level language. Concurrent PASCAL eliminates the need for the programmer to manipulate addresses or registers or to make the code reentrant. Along with these, the major advantage of using Concurrent PASCAL and the IO_MACHINE is that interrupts are handled by the IO_MACHINE. The time involved in writing and debugging the ACLDR in assembler language was approximately three times as long as for the Concurrent PASCAL version.

The only disadvantage in using Concurrent PASCAL is the amount of memory used. The assembler version of the ACLDR used approximately 1K bytes of memory with one asynchronous line. Each additional asynchronous line adds 134 bytes for the DEVMAP and the DVT of that line. The IO_MACHINE, on the other hand, eliminates the need for the Interrupt Service Routines but it also uses approximately 6K bytes of memory. This code however, is utilized by all peripheral devices. The three classes that make up the ACLDR take nearly 2K bytes of memory. On this basis, if the amount of memory used by the ACLDR is not as critical as the time and effort of implementation, then development using Concurrent PASCAL is worth the use of more memory.

5.2 Worked completed

Both the Assembler version and the Concurrent PASCAL version of the ACLDR run on either the Interdata 85 or the 7/16. The Concurrent PASCAL KERNEL is different for the two machines but this has no effect on the ACLDR running under the KERNEL.

5.3 Extensions

One of the major reasons for the use of Asynchronous lines to carry control information between computers in MIMICS is that they are fairly standard throughout the computer industry. This allows the connection of any two machines that support asynchronous lines. This project involved linking two Interdata 16-bit machines together. Some other possible connections would be to an Interdata 8/32, an ALTAIR 8800, or a Data General NOVA. The 8/32 would use the PASLA just like the Interdata 16-bit machines. The ALTAIR is a microcomputer which uses a Motorola Asynchronous Communication Interface Adapter (ACIA). The ACLDR would then have to be written in Intel 8080 code which is the assembler code for the ALTAIR 8800. If the NOVA were to be used the ACLDR would have to be converted to NOVA code and hardware interface would be NOVA's 4029 modem interface. The control signals used for the link between these other machines would be the same for the links to the two Interdata machines.

BIBLIOGRAPHY

- [BRH75a] Brinch Hansen, P. "The Programming Language Concurrent PASCAL." IEEE Transactions on Software Engineering, Vol.1, No.2 (June, 1975), pp.199-207.
- [BRH75b] Brinch Hansen, P. "Concurrent PASCAL Report." Information Science, California Institute of Technology, June, 1975.
- [BRH76] Brinch Hansen, P. "The SOLO Operating System Software - Practice and Experience." Vol 6, No.2, (April-June, 1976) pp. 141-206.
- [COZ76] Cottel, D. and Zaun, J. "Concurrent PASCAL for the Interdata 7/16." Preliminary release, December, 1976.
- [INT01] INTERDATA INC. "Programmable Asynchronous Single Line Adapter Programming Manual" Pub. No. 29-446.
- [INT02] INTERDATA INC. "16 Bit Series Reference Manual." Pub. No. 29-398R03.
- [INT03] INTERDATA INC. "JS/16 MT2 Guide To Writing Drivers." Pub. No. B29-517.
- [INT04] INTERDATA INC. "Common Assembler Language (CAL) User's Manual." Pub.No. 29-375R05.
- [INT05] INTERDATA INC. "Data Communications Applications Guide." Pub. No. 29-468.
- [NAR76] Neal, D., Anderson, G., Ratliff, J., Wallentine, V. "KSU Implementation of Concurrent PASCAL - A Reference Manual." KSU Department of Computer Science CS76-16.
- [NLD76] Neal, D., "An Architectural Base For Concurrent PASCAL." (M.S. Theses), KSU Department of Computer Science (in preparation), Tech. Rpt. CS76-19, Nov., 1976.
- [WHA76] Wallentine, V., Hankley, W., Anderson, G., Calhoun, M., and Maryanski, F., "Functionally Distributed Computer Systems Development: Software and Systems Structure." Technical Report, CS77-4, December 1976.

APPENDIX A

IO_MACHINE Instructions

Channel_Immediate (device index)

On every entry to the IO_MACHINE, the device index must be registered before any other instructions are executed. This allows the IO_MACHINE to make sure that the device is known to the system, that there are no errors associated with the device, and that the device has not already been preempted by another process. The device index is an integer established to reference the peripheral without needing to know its hardware address.

Channel (address of device index)

This is the same as 'Channel_Immediate' except for the argument. For this instruction, the next location in the instruction array contains the address where the device index may be found.

Command_Immediate (command data)

This instruction sends 'command data' to the currently addressed device as a command word. Since the Interdata commands are bytes, only the eight least significant bits of the argument are interpreted as a command. The rest of the integer is ignored. The status of the device is checked here. If the device does not respond (timeout status), then execution in the IO_MACHINE is terminated.

Command (address of command data)

This is similar to 'Command_Immediate' above.

Sense

This instruction simply senses the status of the presently addressed device.

Sense_External (address of status location)

The device status is read and stored into the location provided by the argument. The status word in the io record is also updated.

Compare_Immediate (mask)

The contents of the status word in the io record is logically AND'ed with 'mask'. If the result is zero, an internal flag is set to FALSE, otherwise it is set to TRUE. This flag is used by the conditional jump and return instructions.

Compare (address of mask)

This is similar to 'Compare_Immediate', of course.

Jump (instruction index)

Set the instruction counter to the value of the argument. This instruction causes a jump to continue execution at another part of the instruction array.

Jump_True (instruction index)

If the result of the last comparison instruction was TRUE, then set the instruction index to the argument value. Otherwise, execution continues with the following instruction.

Jump_False (instruction index)

If the result of the last comparison was FALSE, then jump to the instruction specified by the argument to continue execution. Otherwise, execution continues at the following instruction.

Return

Execution of instructions in the IO_MACHINE is terminated, and control of the program returns to the calling process. The instruction counter is left positioned at the next instruction so that another call to the IO_MACHINE with this io record would resume execution of the io instructions following the 'Return'.

Return_True

If the result of the last comparison was TRUE, then control returns to the calling process as in the

'Return' instruction. Otherwise, execution continues with the following instruction.

Return_False

If the result of the last comparison was FALSE, then the IO_MACHINE returns to the calling process. Otherwise, execution continues with the following instruction.

Data_Immediate (n, byte 1, byte 2, ..., byte n)

The purpose of this instruction is to establish a data buffer for a subsequent transfer to the addressed device. In the case of the 'immediate' version, the data buffer is actually in the instruction array following the 'Data_Immediate' instruction. The first argument gives the number of bytes to be transferred; the remaining arguments are the data. The form of data transfer depends upon the device - see the description of the 'Start' instruction for more details. Note that no direct buffer linking is possible with the IO_MACHINE. This is a very insecure method of handling the devices and was avoided. If a 'Data' instruction is executed for some device before the previous buffer was used, the description of the previous buffer will be lost.

Data (n, address of buffer)

This is similar to 'Data_Immediate' above, but the address of the data buffer is the second argument.

Wait_Interrupt

On executing this instruction, the calling process is suspended from execution on an interrupt queue associated with the currently addressed device. When an interrupt from that device is detected, execution of the process resumes immediately inside the IO_MACHINE. Remember that the interrupts are always off while the executing IO_MACHINE instructions. The user must insure that only one process is allowed to wait for an interrupt for any given device at a time. Clearly, this is an opportunity for messing up the io, since a process could wait for an interrupt without having previously caused the device to generate one. It could be a long wait!

Start_Input (command)

Data is transferred from the currently addressed device to the data buffer which was established earlier with a 'Data' or 'Data_Immediate' instruction. When execution of io instructions resumes, the entire data buffer has been transferred. The status word in the io record is set to indicate the final status of the device. The number of bytes actually transferred is returned in the io record, so in case of an incomplete operation, the calling process can determine the state of things.

The argument (command) is an output command that is sent immediately to the device and is included mainly for disk operations.

In the IO_MACHINE, devices are configured to transfer data in one of four distinct ways. The configuration of the current devices is given in the device table below. For general reference, the four types of transfer are:

Direct IO: The first and slowest of these methods uses direct io instructions to transfer data to or from the device. This may be by single byte or by halfword, and may be done with or without interrupts. If interrupts are not used, then the device must send or accept data as fast as the IO_MACHINE can transfer it. If the device transfer is to use interrupts, then if more than one io instruction must be executed, the IO_MACHINE waits for an interrupt from the device and checks that the status is zero before proceeding. If interrupts are being used, the user will probably want to use an explicit 'Wait_Interrupt' instruction before starting a read and after finishing a write.

Autochannel: Interdata provides an 'automatic' method for sending one byte per interrupt called the Automatic IO Channel. In this scheme, the entire block is transferred using interrupts without the user having to handle them explicitly with IO_MACHINE instructions.

Selector Channel: This is essentially a single channel DMA in series with the device. The Selector Channel hardware handles the interrupts and transfers the data to memory without disturbing the CPU.

Direct Memory Access: Our DMA will transfer data

directly to or from the device and memory. There are eight channels available.

Start_Output (command)

This is similar to 'Start_Input'. For some devices, the handling of interrupts is different for output than for input so the user must be careful.

Preempt

If the calling process wants to be sure that no other device will interfere with its device operation, it may execute the 'Preempt' instruction. This sets the state of the currently addressed device so that no other process may address the device with the 'Channel' instructions until the preempting process decides to release it. If a process is already waiting for an interrupt, it is returned to execution with the status indicating that it was preempted. Note that the preempting process cannot preempt an already preempted device, because the initial 'Channel' instruction would have failed. It is also important for the user to be sure that preempting a device doesn't leave it in some sort of state where errors could be produced.

Free

When a process which has preempted a device is through with it, this instruction is executed so that other processes may have the use of the device. A preempted device stays preempted through multiple calls to the IO_MACHINE - only execution of the 'free' will release it.

IO_MACHINE ERRORS

When the IO_MACHINE detects an error condition, it sets the status word in the io record to indicate the problem. In the In the Interdata, the status of a device is represented by one byte. The IO_MACHINE returns device status in the least significant byte, internal status in the next byte. Since any internal error causes the IO_MACHINE to terminate execution of the instruction, take care to leave the device in a proper state. In particular, an error may cause a process to be removed from the IO_MACHINE before a preempted device can be freed. The various error states are mutually exclusive and are represented by different integers. The values of the IO_MACHINE errors and their explanation follow. Some have been described earlier in the discussion of the IO_MACHINE instructions.

Number	Description
1	Instruction Counter Range - The instruction counter has been incremented past the end of the instruction array.
2	Device Index Range - The device index as given by the argument to the 'channel' instruction is out of range.
3	Device Interrupt - An interrupt occurred for this device while there was no process waiting to handle it. This status may be set upon execution of the 'channel' instruction.
4	Instruction Range - The integer indicated by the instruction counter is not a valid IO_MACHINE instruction.
5	Command Timeout - Sending the command to the addressed device gave a timeout status. That status will be in the lower byte of the io record status word.
6	Channel Timeout - Block transfer attempted on a channel which gives a timeout status.
7	Autochannel Timeout - A device using the autochannel returned a timeout status.
8	Salch Timeout - A selector channel returned a timeout status.
9	DMA Timeout - A DMA channel returned a timeout status.
10	Preempted - The device referenced by a 'channel'

instruction is already preempted, or else this process was preempted from a device interrupt queue.

- 11 Device Setup - The first instruction is not either a 'channel' or 'channel immediate' instruction.

APPENDIX B

ACLDR Assembler Code

The following listing is the Assembler version code for the ACLDR

ACLD65

PAGE 2 00:54:31 00/00/00

ASYNCHRONOUS CONTROL LINE DRIVER

```

4 *
5 *
6 *
7 *
8 *
9 *
10 *
11 *
12 *
13 *
14 *
15 *
16 *
17 *
18 *
19 *
20 *
21 *
22 *
23 *
24 *
25 *
26 *
27 *
28 *
29 *
30 *
31 *
32 *
33 *
34 *
35 *
36 *
37 *
38 *
39 *
40 *

```

THE ASYNCHRONOUS CONTROL LINE DRIVER CONSISTS OF
THREE ENTRY POINTS, ACL.SET, ACL.RCV, ACL.XMT.
PLUS TWO INTERRUPT SERVICE ROUTINES, RCV AND XMT.
EACH ENTRY POINT CAN BE CALLED BY THE ACLDR
TO SET UP A PASLA AND TRANSMIT AND RECEIVE
CONTROL MESSAGES THROUGH THAT PASLA

REGISTER EQUATES

```

0000 EQU 0
0001 EQU 1
0002 EQU 2
0003 EQU 3
0004 EQU 4
0005 EQU 5
0006 EQU 6
0007 EQU 7
0008 EQU 8
0009 EQU 9
000A EQU 10
000B EQU 11
000C EQU 12
000D EQU 13
000E EQU 14
000F EQU 15

```

DEVICE VARIABLE TABLE DISPLACEMENTS

DEVICE VARIABLE TABLE DISPLACEMENTS		PASLA ADDRESSES	
0000	RCVAUDR EQU 0		
0002	AMTADDR EQU 2		
0004	INPTR EQU 4		
0006	INSCB EQU 6		
0008	ISCHND EQU 8		
000A	OUTPTR EQU 10		
000C	OUTSCB EQU 12		
000E	OSCHND EQU 14		
0010	MAXSIZE EQU 16		
0012	LENGTH EQU 18		
0014	MLENFLG EQU 20		
0016	CARRFLG EQU 22		
0018	LENGFLG EQU 24		
001A	CKSNFLG EQU 26		
001C	DONEFLG EQU 28		
001E	INITFLG EQU 30		
0020	MODE EQU 32		
0022	CHECKSUM EQU 34		
0024	PASLA EQU 36		
0026	ENRCV EQU 38		
0028	ENXMT EQU 40		
	REGSAVE EQU 40		
0014	RADDR EQU X'14'		
0015	XADDR EQU X'15'		

ASYNCHRONOUS CONTROL LINE DRIVER

-67-

ACLDRA5
 ASYNCHRONOUS CONTROL LINE DRIVER

```

163 *
164 *
165 *-----*
166 *
167 *
168 *
169 *
170 *
171 *
172 *
173 DVTMAP DSH 2
174 DC 2(DVT14)
    
```

00A4R
 00A8R 005CR

ACL.SET

ACL.SET IS USED TO SET UP A PASLA AND ENABLE INTERRUPTS FOR THE RECEIVE AND TRANSMIT SIDES OF THE PASLA.

180	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
00AAR	40E1	0000	00AAR	00B0R	00B2R	00B4R	00B6R	00B8R	00B9R	00C0R	00C2R	00C4R	00C6R	00C8R	00D0R	00D2R	00D4R	00D6R	00D8R	00E0R	00E2R	00E4R	00E6R	00E8R	00F0R	00F2R	00F4R	00F6R	00F8R	00F9R	00FAR	00FAR

ASYNCHRONOUS CONTROL LINE DRIVER

```

222 *
223 *
224 *
225 *
226 *
227 *
228 *
229 *
230 *
231 *
232 *
233 *
234 *
235 *
236 *
237 *
238 *
239 *
240 *
241 *
242 *
243 *
244 *
245 *
246 *
247 *
248 *
249 *
250 *
251 *
252 *
253 *
254 *
255 *
256 *
257 *
258 *
259 *
260 *
261 *
262 *
263 *
264 *
265 *
266 *
267 *
268 *
269 *
270 *
271 *
272 *
273 *
274 *
275 *

```

010R 48E1 0000 010ER
 0112R 08CE FEE
 0114R C4E0 FEE
 0116R C8D0 0A4R
 011CR 0AED
 011ER 48EE 0000
 0122R 00E0 0024
 0126R 4801 0002
 012AR 400E 0006
 012ER 4801 0006
 0132R 400E 0010
 0136R C800 0001
 013AR 400E 0020
 013ER 0700
 0140R 400E 0014
 0144R 400E 001C
 0148R 400E 0012
 014CR 48CE 0000
 0150R 98C7
 0152R C870 7EFF
 0156R 90C3
 0158R 4320 016AR
 015CR 2431
 015ER 4031 000A
 0162R 403E 0016
 0166R 4300 01C8R
 016AR 484E 001C
 016ER C540 0000
 0172R 4330 019ER
 0176R 485E 001A
 017AR C550 0001
 017ER 4330 018AR
 0182R 4031 000A
 0186R 4300 0192R
 016AR C850 0002
 018ER 4031 000A
 0192R 486E 0012
 0196R 4061 0004
 019AR 4300 01C8R

EQU
 LH
 LHR
 NHI
 LHI
 AHR
 LH
 STM
 LH
 STH
 LH
 STH
 LHI
 STH
 XHR
 STH
 STH
 STH
 STH
 LH
 RDR
 LHI
 EQU
 SSR
 BFC
 LIS
 STH
 STH
 B
 LH
 CLHI
 BE
 LH
 CLHI
 BE
 STH
 B
 LH
 STH
 LH
 STH
 B

ACL.RCV
 R14,0(R1)
 R12,R14
 R14,X*FEE*
 R13,DVIMAP
 R14,R13
 R14,0(R14)
 0,REGSAVE(R14)
 R0,2(R1)
 R0,INSCR(R14)
 R0,6(R1)
 R0,MAXSIZE(R14)
 R0,1
 R0,MODE(R14)
 R0,R0
 R0,MLENFLG(R14)
 R0,DONEFLG(R14)
 R0,LENGTH(R14)
 R12,RCVADDR(R14)
 R12,R7
 R7,X*7FFF*

GET LINE NUMBER
 SAVE LINE NUMBER
 SUBTRACT X*10* AND MAKE IT EVEN
 GET DEVICE MAP ADDRESS
 ADD DISPLACEMENT
 GET ADDR OF DEVICE VARIABLE TABLE
 SAVE REGISTERS
 GET INPUT BUFFER ADDRESS
 STORE IT
 GET MAXIMUM SIZE OF BUFFER
 STORE IT
 SET RECEIVE MODE
 CLEAR LENGTH FLAG
 CLEAR DONE FLAG
 CLEAR LENGTH
 GET RECEIVE ADDRESS
 DUMMY READ TO SET BUSY
 TIMEOUT COUNTER
 LOSS OF CARRIER ?
 BRANCH IF NOT
 PUT KCODE IN PARM LIST
 SET CARRIER FLAG
 GET DONE FLAG
 DONE ?
 BRANCH IF NOT
 GET CHECKSUM FLAG
 BAD CHECKSUM ?
 BRANCH IF YES
 RCODE = OK
 RCODE = BAD CHECKSUM
 GET LENGTH OF SCB
 PUT LENGTH IN PARM LIST

ACL.RCV
 ACL.RCV IS USED TO SET THE ACLDR IN THE RECEIVE
 MODE AND WAIT FOR A CONTROL MESSAGE TO BE RECEIVED
 OR A TIMEOUT TO OCCUR.

ASYNCHRONOUS CONTROL LINE DRIVER

019R	488E	0014	019R	276	AR4	EQU			
01A2R	C580	0001		277		LH			
01A6R	4230	01B0R		278		CLHI			
01AAR	2454			279		BNE			
01ACR	4300	01C4R		280		LIS			
01B0R	C980	0064		281		B			
01B4R	2781			282	AR5	LHI			
01B6R	4220	01B4R		283	AR6	SIS			
01UAR	2771			284		BP			
01BCR	4310	0156R		285		SIS			
01C0R	C850	0003		286		BNM			
01C4R	4051	000A		287		LHI			
01C8R	0755			288	AR7	STH			
01CAR	405E	0020		289	ARRTN	XNR			
01CER	D10E	002A		290		STH			
01D2R	430F	0000		291		LM			
				292		B			

* R8, MLENFLG(R14)
 R8,1
 AR5
 R5,4
 AR7
 R8,100
 R8,1
 ARG
 R7,1
 AR0
 R5,3
 R5,8(R1)
 R5,R5
 R5,MODE(R14)
 0,REGSAVE(R14)
 0(R15)

GET MAX LENGTH FLAG
 LENGTH TO LARGE?
 BRANCH IF NOT
 DELAY LOOP
 FOR 5 SECOND
 TIMEOUT
 DECREMENT TIME COUNTER
 NO BRANCH IF TIMEOUT
 RCODE = TIMEOUT
 PUT RCODE IN PARM LIST
 CLEAR RECEIVE MODE
 RESTORE REGISTERS
 RETURN

ACLDR85

PAGE 10 00:54:58 00/00/00

ASYNCHRONOUS CONTROL LINE DRIVER

```

294 *
295 *
296 *
297 *
298 *
299 *
300 *
301 *
302 *
303 *
304 *
305 *
306 *
307 *
308 *
309 *
310 *
311 *
312 *
313 *
314 *
315 *
316 *
317 *
318 *
319 *
320 *
321 *
322 *
323 *
324 *
325 *
326 *
327 *
328 *
329 *
330 *
331 *
332 *
333 *
334 *
335 *

01D6R 48E1 0000
01DAR 08CE
01LCR C4E0 FFEE
01LCR C8D0 00A4R
01E4R 0AED
01E6R 48EE 0000
01E6R D0AE 002A
01E6R 07DD
01F0R 40DE 001C
01F0R 40DE 001A
01F0R 40B1 0004
01FCR 40BE 0012
0200R 48A1 0002
0204R 40AE 000C
0208R 0ABA
0208R 40BE 000E
020ER E20C 0000
0212R 40DE 0016
0216R C8A0 0001
021AR 40AE 0016
021ER C5D0 0000
0222R 4330 0234R
0226R 43AE 001C
022ER C5A0 0001
022ER 4230 0212R
0232R 07AA
0234R 40A1 0006
0238R D1AE 002A
023CR 430F 0000

01D6R EQU
LH R14,0(R1)
LHR R12,R14
NHI R14,X'FFEE'
LHI R13,DVTMAP
AHR R14,R13
LH R14,0(R14)
STM R10,REGSAVE(R14)
XHR R13,R13
STH R13,DONEFLG(R14)
STH R13,CKSMFLG(R14)
LH R11,4(R1)
STH R11,LENGTH(R14)
LH R10,2(R1)
STH R10,OUTSCB(R14)
AHR R11,R10
STH R11,OSCBND(R14)
SINT 0(R12)
LH R13,CARRFLG(R14)
LHI R10,1
STH R10,CARRFLG(R14)
CLHI R13,0
BE AXRTN
LH R10,DONEFLG(R14)
CLHI R10,1
BNE AX1
XHR R10,R10
STH R10,6(R1)
LH R10,REGSAVE(R14)
B AXRTN

ACL.XMT EQU
*
R14,0(R1)
SAVE LINE NUMBER
SUBTRACT X'10' AND MAKE IT EVEN
GET DEVICE VARIABLE MAP
ADD DISPLACEMENT
GET ADDRESS OF DVT
SAVE REGISTERS
CLEAR DONE FLAG
CLEAR CHECKSUM FLAG
GET LENGTH OF SCB
STORE IT
GET OUTPUT BUFFER ADDRESS
STORE IT
ADD LENGTH
STORE ENDING ADDRESS OF SCB
START TRANSMISSION OF SCB
GET CARRIER FLAG
SET CARRIER FLAG
LOST CARRIER ?
GET DONE FLAG
DONE ?
BRANCH IF NOT
RCODE = OK
PUT RCODE IN PARM LIST
RESTORE REGISTERS
RETURN

```

ASYNCHRONOUS CONTROL LINE DRIVER

```

337 *
338 *
339 *
340 *
341 *
342 *
343 *
344 *
345 *
346 *
347 *
348 *
349 *
350 *
351 RCV
352 RC1
353
354
355
356
357 RC2
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373 RC3
374
375
376
377
378 RC4
379
380
381
382
383
384
385
386
387
388
389
390 RC5
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

RECEIVE INTERRUPT SERVICE ROUTINE

RCV HANDLES ALL INTERRUPTS COMING FROM THE RECEIVE SIDE OF THE PASLA. IF THE ACLOR IS IN THE RECEIVE MODE THEN THE CHARACTERS ARE READ IN OTHERWISE THE INTERRUPTS ARE IGNORED.

GET RECEIVE ADDRESS
GET STATUS
BRANCH IF CARRIER IS ON
CLEAR CARRIER FLAG
RETURN
IN RECEIVE MODE ?
IGNORE INTERRUPT IF NOT
READ CHARACTER
LENGTH = 0 IF FIRST CHAR
BRANCH IF NOT FIRST CHAR
GET MAXIMUM SIZE OF BUFFER
GET SCB ADDRESS
SET INPUT POINTER
LENGTH : MAXSIZE
BRANCH IF LENGTH <= MAXSIZE
STORE LENGTH
SET MAX LENGTH FLAG
RETURN
LENGTH = CHARACTER
CHECKSUM = LENGTH
ADD SCB ADDRESS AND LENGTH
STORE SCB ENDING ADDRESS
RETURN
GET SCB POINTER
BUFFER FULL ?
BRANCH IF NOT
GET CHECKSUM
CHECKSUM OK ?
BRANCH IF NOT
CHECKSUM FLAG = OK
CHECKSUM FLAG = ERROR

ACLDRO5

PAGE 12 00:55:07 00/00/00

ASYNCHRONOUS CONTROL LINE DRIVER

02CER 407E 001C	391	STH	R7,DONEFLG(R14)	SET DONE FLAG
02D2R 0777	392	XHR	R7,R7	
02D4R 407E 0020	393	STH	R7,MODE(R14)	GET OUT OF RECEIVE MODE
02D8R 430F 0000	394	B	0(R15)	RETURN
02DCR 0236 0000	395	STR	R3,U(R6)	STORE BYTE IN SCB
02E0R 613E 0022	396	AHM	R3,CHECKSUM(R14)	ADD BYTE TO CHECKSUM
02E4R 2661	397	AIS	R6,1	INCREMENT INPTR
02E6R 406E 0004	398	STH	R6,INPTR(R14)	
02EAR 430F 0000	399	B	0(R15)	RETURN

ASYNCHRONOUS CONTROL LINE DRIVER

```

401 *
402 *
403 *
404 *
405 *
406 *
407 *
408 *
409 *
410 *
411 *
412 *
413 *
414 *
415 XMT
416
417
418
419
420
421 X00
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450 X2
451
452
453
454
455

02EER 490E 001E
02F2R C500 0001
02F6R 4330 0304R
02FAR 2401
02FCR 400E 001E
0300R 430F 0000
0304R 490E 0000
0308R 48CE 0002
030CR 9002
030ER 4320 01CR
0312R 0722
0314R 402E 0016
0318R 430F 0000
031CR 480E 0018
0320R C500 0001
0324R 4330 0342R
0328R 480E 0012
032CR 400E 0022
0330R 9AC0
0332R C800 0001
0336R 400E 0018
033AR 48AE 000C
033ER 49AE 000A
0342R 49AE 000A
0346R 45AE 000E
034AR 4210 0380R
034ER 0788
0350R 456E 001A
0354R 4330 036ER
0358R 0788
035AR 408E 001A
035ER 408E 0018
0362R C870 0001
0366R 407E 001C
036AR 430F 0000
036ER 486E 0022
0372R 9AC6
0374R C860 0001
0378R 406E 001A
037CR 430F 0000

LH R13,INITFLG(R14)
CLHI R13,1
BE X00
LIS R13,1
STH R13,INITFLG(R14)
B 0(R15)
LH R13,KCVADDR(R14)
LH R12,XMTADDR(R14)
SSR R13,R2
BFC R2,X0
XHR R2,R2
STH R2,CARHFLG(R14)
B 0(R15)
LH R0,LENGFLG(R14)
CLHI R0,1
BE X1
LH R0,LENGTH(R14)
STH R0,CHECKSUM(R14)
WDR R12,R0
LHI R0,1
STH R0,LENGFLG(R14)
LH R10,OUTSCB(R14)
STH R10,OUTPTR(R14)
LH R10,OUTPTR(R14)
CLH R10,OSCBND(R14)
BM X3
XHR R8,R8
CLH R8,CKSMFLG(R14)
BE X2
XHR R8,R8
STH R8,CKSMFLG(R14)
STH R8,LENGFLG(R14)
LHI R7,1
STH R7,DONEFLG(R14)
B 0(R15)
WDR R12,R6
LHI R6,1
STH R6,CKSMFLG(R14)
B 0(R15)

GET INITIALIZATION FLAG
FIRST INTERRUPT ?
BRANCH IF NOT

SET INITIALIZATION FLAG
RETURN
GET PASLA ADDRESS
GET TRANSMIT ADDRESS
GET STATUS
BRANCH IF CARRIER IS ON

CLEAR CARRIER FLAG
RETURN
GET LENGTH FLAG
HAS LENGTH BEEN SENT
BRANCH IF YES
GET LENGTH
STORE IN CHECKSUM
TRANSMIT LENGTH

SET LENGFLG =1
GET ADDRESS OF OUTPUT BUFFER
RESET OUTPUT POINTER
GET OUTPUT BUFFER POINTER
BUFFER EMPTY ?
BRANCH IF NOT

HAS CHECKSUM BEEN SENT ?
BRANCH IF NOT

CLEAR CHECKSUM FLAG
CLEAR LENGTH FLAG

SET DONE FLAG
RETURN
GET CHECKSUM
TRANSMIT CHECKSUM

SET CHECKSUM FLAG
RETURN

```

ASYNCHRONOUS CONTROL LINE DRIVER

0380R	D35A 0000	455	X3	LB	R5,0(R10)	GET CHARACTER
0384R	615E 0022	456		AHM	R5,CHECKSUM(R14)	ADD TO CHECKSUM
0386R	9AC5	457		WDR	R12,R5	TRANSMIT CHARACTER
038AR	26A1	458		AIS	R10,1	INCREMENT OUTPTR
038CR	40AE 000A	459		STH	R10,OUTPTR(R14)	
0390R	430F 0000	460	XRTN	B	0(R15)	RETURN
0394R		461		END		

APPENDIX C

ACLD R Concurrent PASCAL Code

The following listing is the Concurrent PASCAL version for the ACLDR

```

"
-----
C ***** ASYNCHRONOUS CONTROL LINE DRIVER *****
C
C THIS DRIVER CONSISTS OF THREE CLASSES, ACL_SETUP,
C ACL_RCV, AND ACL_XMT. EACH CLASS CAN BE CALLED BY
C THE ASYNCHRONOUS COMMUNICATION PROCESSES TO SET UP A
C PASLA AND TRANSMIT AND RECEIVE CONTROL MESSAGES
C THROUGH THAT PASLA.
C
-----

```

```

"
-----
C
C IO_MACHINE COMMANDS USED BY THE INTERPRETER
C
-----

```

CONST

```

IO_CHANNEL_IMMEDIATE"(DEVICE_INDEX_VALUE)" = 0!
IO_CHANNEL"(DEVICE_INDEX_ADDRESS)" = 1!

IO_COMMAND_IMMEDIATE"(COMMAND_BYTE_VALUE)" = 2!
IO_COMMAND"(COMMAND_BYTE_ADDRESS)" = 3!

IO_SENSE "-RETURN DEVICE STATUS BYTE-" = 4!
IO_SENSE_EXTERNAL"(STATUS_BYTE_ADDRESS)" = 5!

IO_COMPARE_IMMEDIATE"(STATUS_MASK_VALUE)" = 6!
IO_COMPARE"(STATUS_MASK_ADDRESS)" = 7!

IO_JUMP"(IO_INSTRUCTION_INDEX_VALUE)" = 8!
IO_JUMP_TRUE"(IO_INSTR_INDEX_VALUE) -COMPARE SETS COND-" = 9!
IO_JUMP_FALSE"(IO_INSTR_INDEX_VALUE) -COMPARE SETS COND-" = 10!

IO_RETURN "-EXITS IO-INTERPRETER-" = 11!
IO_RETURN_TRUE = 12!
IO_RETURN_FALSE = 13!

IO_DATA_IMMEDIATE"(N, BYTE1, BYTE2, BYTEN)" = 14!
IO_DATA"(BUFFER, BYTF_LENGTH, BUFFER_ADDRESS)" = 15!

IO_WAIT_INTERRUPT = 16!

IO_START_INPUT "-SETS UP & STARTS AUTOCH, MUX, SELCH-" = 17!
IO_START_OUTPUT = 18!

IO_PREEMPT "-EMERGENCY DEVICE CONTROL-" = 19!
IO_FREE "-EMERGENCY OVER, GIVE DEVICE BACK-" = 20!

```

```

CONST
ASYNC_LINE1_IN = 7! "x'10" - ASYNCHRONOUS LINE PASLA 10"
ASYNC_LINE1_OUT = 8! "x'11" - ASYNCHRONOUS LINE PASLA 11"
TYPE

```



```

BEGIN "INIT"
  WITH IO_RECORD DO
    BEGIN
      INSTC01 := IO-CHANNEL-IMMEDIATE;
      INSTC21 := IO-COMMAND-IMMEDIATE;
      INSTC31 := THIGH+T801TS+T2STOPS;
      INSTC41 := IO-COMMAND-IMMEDIATE;
      INSTC71 := IO-RETURN;
    END "WITH IO-RECORD";
  END "SET UP CLASS";

```



```

BEGIN
  TEMP_CHECKSUM := LENGTH;
  IF NOT ODD(STATUS DIV 2) THEN
    BEGIN
      REPEAT "IGNORE ANY PREVIOUS INTERRUPTS"
        IC := 0; STATUS := 0;
        INSTC3 := LENGTH;
        INSTC4 := ADDRESS(BUFFER);
        IO(IO-RECORD); "RECEIVE SCB"
        UNTIL (STATUS <> UNEX-INTERRUPT);
      END;
      IF NOT ODD(STATUS DIV 2) THEN
        BEGIN
          REPEAT "IGNORE ANY PREVIOUS INTERRUPTS"
            IC := 0; STATUS := 0;
            INSTC3 := 1;
            INSTC4 := ADDRESS(IN-CHECKSUM);
            IO(IO-RECORD); "RECEIVE CHECKSUM"
            " THE CHECKSUM IS RECEIVED IN THE UPPER BYTE
              OF THE INTEGER SO RBYTE IS CALLED TO PLACE
                IT IN THE LOWER BYTE."
            RBYTE(IN-CHECKSUM,CHECKSUM);
            UNTIL (STATUS <> UNEX-INTERRUPT);
            TEMP_CHECKSUM := 0;
            POS := 1;
            WHILE (POS <= LENGTH) DO
              BEGIN
                TEMP_CHECKSUM := TEMP_CHECKSUM + ORD(BUFFER(POS));
                POS := POS + 1;
              END;
            TEMP_CHECKSUM := TEMP_CHECKSUM + LENGTH;
            TEMP_CHECKSUM := TEMP_CHECKSUM MOD 256;
            IF TEMP_CHECKSUM = CHECKSUM THEN
              RCODE := R0
            ELSE RCODE := R2;
            END;
            IF ODD(STATUS DIV 2) THEN RCODE := R1;
            END;
            ELSE RCODE := R4;
            END;
            END;
          BEGIN "INIT"
            WITH IO-RECORD DO
              BEGIN
                INSTC0 := IO-CHANNEL-IMMEDIATE;
                INSTC5 := IO-WAIT-INTERRUPT;
                INSTC6 := IO-START-INPUT;
                INSTC7 := IO-COMMAND;
                INSTC8 := IO-RETURN;
                END "WITH IO-RECORD";
              END "RCV-CLASS";
            END;

```



```

IC := 0; STATUS := 0;
INSTL3J := 1;
INSTL4J := ADDRESS(OUT_LENGTH);
" XBYTE IS CALLED SO THAT THE LENGTH WHICH IS ONE
  BYTE LONG CAN BE SENT OUT OF THE UPPER BYTE."
XBYTE(LENGTH,OUT_LENGTH);
IO10_REC0RD := "TRANSMIT LENGTH OF SCB"
UNTIL (STATUS <> UNEX_INTERRUPT);
REPEAT "IGNORE ANY PREVIOUS INTERRUPTS"
  IC := 0; STATUS := 0;
  INSTL3J := LENGTH;
  INSTL4J := ADDRESS(BUFFER);
  IO10_REC0RD := "TRANSMIT SCB"
  UNTIL STATUS <> UNEX_INTERRUPT;
  REPEAT "IGNORE ANY PREVIOUS INTERRUPTS"
    IC := 0; STATUS := 0;
    INSTL3J := 1;
    INSTL4J := ADDRESS(OUT_CHECKSUM);
    IO10_REC0RD := "TRANSMIT CHECKSUM OF SCB"
    UNTIL STATUS <> UNEX_INTERRUPT;
    RCODE := X0
  END
  ELSE RCODE := X1;
END;
END;

BEGIN "INIT"
  WITH IO_REC0RD DO
    BEGIN
      INSTC0J := IO_CHANNEL_IMMEDIATE;
      "IF BUSY THEN WAIT_INTERRUPT"
      INSTL5J := IO_SENSE;
      INSTC6J := IO_COMPARE_IMMEDIATE;
      INSTL7J := "SY_STAT";
      INSTC8J := IO_JUMP_FALSE;
      INSTL9J := 1;
      INSTC10J := IO_WAIT_INTERRUPT;
      INSTL11J := IO_START_OUTPUT;
      INSTC12J := NO_COMMAND;
      INSTL13J := IO_WAIT_INTERRUPT;
      INSTC14J := IO_RETURN;
      END "WITH IO_REC0RD";
    END "XMT_CLASS";
  END.

```

HOST/CC AND CC/CC ASYNCHRONOUS CONTROL LINE
DRIVER IN THE MIMICS NETWORK

by

ERWIN LYNN REHME

B.S., Kansas State University, 1975

AN ABSTRACT OF A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1977

Abstract

This report contains a description of the design and implementation of an asynchronous control line driver in the MIMICS network. The driver handles the functions necessary for transmitting and receiving of control information between computers within a cluster of the network. In the report we give a brief description of the MIMICS network and how the driver is used in that network. We then describe the use of asynchronous lines for communication, why they were chosen for this particular project, and how they are programmed on the Interdata 35 and the Interdata 7/16. It also tells how the computers were wired together to insure that the interface boards could detect abnormal conditions of the line. The implementation of the driver on the Interdata machines using assembler language and PASCAL is then presented, followed by a summary of the work completed and some extensions to conclude the report.