# AN EVALUATION OF THE NSC 800 8-BIT MICROPROCESSOR FOR DIGITAL SIGNAL PROCESSING APPLICATIONS

by

MAC A. CODY

B. S. Kansas State University, 1979

# A MASTER'S THESIS

submitted in partial fulfillment for the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas 1981

Approved by:

Major Professor

SPEC LD 268 TH 1981 C62 C.2

# AN EVALUATION OF THE NSC 800 8-BIT MICROPROCESSOR FOR DIGITAL SIGNAL PROCESSING APPLICATIONS

A Master's Thesis

by

MAC A. CODY

Department of Electrical Engineering
Kansas State University
Manhattan, Kansas
1981

# TABLE OF CONTENTS

Chapter		Page	9
I.	Introduction	. 1	
II.	Single Board Computer Design	. 5	
III.	System Hardware Evaluation	. 38	
IV.	Software Evaluation - The Widrow and Lattice Adaptive Digital Predictors	. 44	
ν.	Conclusions	. 58	
	Acknowledgements	. 60	
	References	. 61	
	Appendix 1	. 62	
	Appendix 2	. 67	
	Appendix 3	. 72	

# LIST OF TABLES

	LIST OF TABLES		000	200
Table			E	ag
1.1	List of Curently Available P2CMOS Logic Devices	• •	•	4
2.1	Memory Map of the NSC800 SBC		•	17
2.2	Ribbon Cable Connector Pin Assignment		•	18
2.3	Component List for the NSC800 SBC	, 24	٠,	25
4.1	Program Timing of the Z80 Widrow ADP with Software Multip	Ly		50
4.2	Program Timing of the Z80 Widrow ADP with Hardware Multip	ly	•	51
4.3	Program Timing of the Z80 Lattice ADP		•	52
4.4	Execution Times of the Digital Predictor Programs			54
	LIST OF FIGURES			
Figure			Pa	ıge
2.1	Block Diagram of the Single Board Computer	• •	ě	6
2.2	NSC800 SBC CPU, Address/Data Demux. and Device Select		•	10
2.3	NSC800 SBC Control/Bus Connector Circuit		•	11
2.4	NSC800 SBC lK x 8 EPROM Circuit		•	12
2.5	NSC800 SBC 1K x 8 RAM Circuit	• •		13
2.6	NSC800 SBC Multiply/Divide Circuit		·	14
2.7	NSC800 SBC ADC/DAC Circuit		•	15
2.8	NSC800 SBC I/O 1 and I/O 2		•	16
2.9	Component Layout of the NSC800 SBC		•	20
2.10a	NSC800 SBC Printed Circuit Board (Component Side)		•	21
2.10ь	NSC800 SBC Printed Circuit Board (Circuit Side)		•	22
4.1	Z80 Program Flowchart (Widrow ADP)			45
4.2	Z80 Program Flowchart for the Adaptive Lattice Predictor		•	48
4.3	Sensor Data Input and Outputs of the ADP Programs			56

THIS BOOK CONTAINS **NUMEROUS PAGES** WITH THE ORIGINAL PRINTING BEING SKEWED DIFFERENTLY FROM THE TOP OF THE PAGE TO THE BOTTOM.

THIS IS AS RECEIVED FROM THE CUSTOMER.

#### CHAPTER I

#### INTRODUCTION

Within the past few years, several investigations have been made into the implementation of adaptive digital prediction algorithms on microprocessor systems. The common goal of these projects has been to determine whether or not a dedicated microcomputer can adequately perform the task of real time signal processing of intrusion detection algorithms in the field. Using algorithms developed by Ahmed [1,2], this has been accomplished with some degree of success by Nickel [3] and Hass [4].

Although these microprocessor implementations have been to a large extent successful, they have not been placed into actual field use due to practical limitations of one type or another. The Texas Instruments SBP9900 16-bit I<sup>2</sup>L microprocessor [4], though fast and low in power consumption, suffered from production problems at Texas Instruments and has since been replaced by the improved SBP9989. The RCA ATMAC [3] was also a very fast microprocessor and consumed very little power due to its CMOS SOS construction. Its complex Instruction Set and high cost have precluded its use in the signal processing arena and it has since been withdrawn from the marketplace. The Zilog Z80 [3] proved to be a capable device for signal processing, but its NMOS construction consumed too much power for requirements of the field application. Also a military specified version of this processor does not exist. What is needed is a microprocessor that is capable of high speed instruction execution, consumes little power, and is available in quantity while meeting military use specifications.

The subject of the work done by the author was the evaluation of a new microprocessor which may satisfy the above requirements. This is the National Semiconductor NSC800 microprocessor. Based on a new process called double-polysilicon CMOS (P2CMOS), it is hoped that this processor will realize the operational speed of NMOS microprocessor counterparts with the low power consumption inherent in CMOS devices. This increased speed is accomplished by applying proven NMOS processes in new ways. Further details of this process can be found in the National reference [5].

The NSC800, as a microprocessor, is a result of the combination of two popular NMOS devices; the Intel 8085 and the Zilog Z80. The bus structure of the NSC800 is essentially a copy of the 8085's. The lower 8 bits of the address bus are multiplexed with the 8-bit data bus. The upper 8 bits of address are not multiplexed. Several levels of hardware interrupt are provided as well as lines for bus status and control. Similar lines also exist on the 8085. Not of the 8085 heritage are the dynamic memory refresh control and power save lines. Refresh control is also used by the Z80, while the power save feature is unique to the NSC800. A logic low on this pin causes the CPU to go into a low power mode which uses power only for the oscillator and the system clock. The instruction set of the NSC800 is identical to the Z80's. There is an internal write-only interrupt mask register at I/O location BB hex in the NSC800, which is the only difference between these two processors in their internal makeup. Once again, more information on the architecture of the NSC800 can be found in the National reference.

Along with the NSC800, National Semiconductor has also released a line of small and medium scale integration support devices. They are based on the popular 74 series TTL/CMOS and 82 series NMOS products. Since they are also constructed using  $P^2CMOS$ , their gate delays are much shorter than standard CMOS devices while consuming the same power. In fact, the gate delays of  $P^2CMOS$  devices are nearly identical to standard NMOS devices and even approach that of TTL in some cases. Table 1.1 is a list of the presently available  $P^2CMOS$  devices and their NMOS, CMOS, and TTL counterparts.

In Chapter II, we shall cover the design and construction of a single board computer system utilizing the NSC800 CPU and various P<sup>2</sup>CMOS devices. Chapter III discusses the evaluation of the hardware of this single board computer, with emphasis on the NSC800 and its support devices. In Chapter IV, the implementation of the Widrow LMS algorithm and the lattice algorithm will be performed. Evaluation of the NSC800 as a signal processor will then be done. Conclusions from these evaluations will be made in Chapter V.

Table 1.1: A List of Currently Available  $P^2CMOS$  Logic Devices and Their Pin-Compatible Counterparts in Other Logic Families

	P2CMOS Logic		~	ic Versions
Device Description	Devices	TTL	NMOS	Standard CMOS
Quad 2-input NAND Gates	74PC00	74LS00	-	74C00
Quad 2-Input NOR Gates	74PC02	74LS02	**	74C02
Hex Inverters	74PC04	74LS04	**	74C04
Quad 2-Input AND Gates	74PC08	74LS08	*	74C08
Quad 2-Input OR Gates	74PC32	74LS32	*	74C32
Dual D-Type Flip Flops	74PC74	74LS74	**	74C74
3-to-8 Line Decoder/Demux.	74PC138	74LS138	8205	#
8-Bit Bidirectional Bus Driver	32PC08	INS8208	8208	*
8-Bit Input/Output Port	82PC12	74S412 DP8212	8212	*

\*No Part Available


#### CHAPTER II

#### SINGLE BOARD COMPUTER DESIGN

The main purpose of this single board computer was the evaluation of the National Semiconductor NSC800 microprocessor and its family of support devices. This evaluation encompassed hardware and software performance in signal processing applications. These applications are of a complex nature, mathematicly speaking, therefore, the computer needed to be capable of performing both data acquisition and rapid numerical operations on that data.

After some thought, a block diagram of the single board computer was developed. This block diagram appears in Figure 2.1. From this block diagram, a set of schematics were generated. These schematics appear in Figures 2.2 through 2.8.

Figure 2.2 shows the NSC800 CPU and the accompanying addressing and demultiplexing electronics. Addressing of the major blocks of the computer memory map is accomplished through the 3-to-8-line decoder, U3, and the NOR gate, U24. Each line of the decoder selects a lK byte block of memory. This results in partial address decoding for the multiply/divide, analog interface, and parallel I/O circuits. These devices can be addressed at many locations within their respective blocks. Separation of memory addressing from input/output addressing is done through selecting the decoder with the IO/M line. Demultiplexing of the lower 8 bits of the address is done through the 82PC12 8-bit I/O latch, U2. The address latch



enable (ALE) signal of the CPU performs the strobe operation. Individual device selection is then done through this latched address and appropriate discrete logic. Pull-downs are on address and data lines to reduce noise on the bus. Pull-ups are on some control lines so that proper logic levels are maintained when they are not in use.

Figure 2.3 contains the general control and support circuitry and the bus connector layout. The swichable crystal network (X1, X2, and SW2) allows the user the choice between 5 MHz and 8 MHz internal oscillator frequencies, i.e., 2.5 MHz and 4 MHz system clock frequencies respectively [The user must be forewarned that the access time to the EPROMs is such that the CPU must be running at the 2.5 MHz system clock frequency in order to assure reliable data access from them]. The computer is provided with a 50-pin ribbon cable connector to allow access to the bus and power lines. Table 2.1 outlines the functions of the pins on this connector.

Two control latches, flip flops U25 with light-emitting diodes CR1-4, are provided. One latch alerts the user to the operational state of the CPU, i.e. running (R) or halted (H). The other latch is connected to the bus through the IO/M and A7 lines. Upon reset of the system, the latch is reset so that the 'Down Load' LED is on. The setting or resetting of the flag can be controled through an I/O instruction. Any I/O instruction which is addressed to locations 80 to FF hex (hexadecimal) sets the latch. An I/O instruction to locations 00 to 7F hex resets the latch. This latch can be used for general-purpose controlling or signalling. The fourteen-stage ripple counter, U28, provides the clock signal for the A/D converter. Other divided frequencies are provided through the wire wrap

posts of J4. Precision voltage references (+5 and -10 volts) for the A/D and D/A converters are provided through IC's U34 and U35. A manual reset/power-on reset is also provided with manual reset occurring when the user pushes the momentary switch SW1.

Figure 2.4 is the 1K EPROM and device selection circuitry. memory, two Intersil IM6653AI 1Kx4 bit EPROMs were chosen. This was done for several reasons. First and foremost, this was the largest CMOS EPROM available at the time. This arrangement allowed for very simple device selection and a reduction in parts count. Secondly, it became apparent that this device was also the fastest CMOS EPROM available on the market (300 nanoseconds access time). The 1Kx8 bit RAM circuit appears in Figure 2.5. It consists of eight Intersil IM6518A-ls lKxl bit CMOS RAMs. As with the EPROMs above, the primary reasons for choosing this particular device was its CMOS construction and its brief access time (95 nsec maximum!). This access time is far faster than that necessay, but it may be needed when faster versions of the NSC800 become available. Figure 2.6 shows the hardware multiply and divide circuit. It is made up of two RCA CDP1855s, U14-15, which are cascaded to allow 16-bitx16-bit unsigned multiplies and 32-bit/16-bit unsigned divides.

The analog interfaces of the NSC800 SBC can be found in Figure 2.7. The analog input consists of a National Semiconductor ADC 1210 12-bit A/D converter, U16. This is a successive approximation A/D converter that has been configured for bipolar signal input with complementary logic on the output. The input range is -2.5 volts to +2.5 volts. The converter is free running with the binary output latched into two 74C374 CMOS eight-bit

latches. Latching of the A/D converter output into the latches is conditional upon the reading of the latches by the CPU. The latches are addressed in the memory map so as to take advantage of the low byte/high byte orientation of the NSC800 instruction set's addressing scheme. Note that the addressing technique used results in a savings in component count at a penalty of possible bus contention of the byte latches. Therefore, one must be careful to guarantee that this will not occur. The analog output electronics consists of an Analog Devices AD7524 8-bit Buffered Multiplying D/A converter. It has been configured for bipolar operation with offset binary code input. The user should note this type of data scheme and adjust his data accordingly. BNC connectors are provided for both analog input and output and are so labeled.

The final schematic, Figure 2.8, consists of two 8-bit parallel I/O data ports. Each port is made up of two 74C373 CMOS 8-bit data latches. Both data latches are accessed by the same address code, but one is for input only and the other is for output only. The port lines are available through connector J2 and J3 for I/O ports 1 and 2 respectively.

From the design of this single board computer, a memory map was generated. This memory map is shown in Table 2.2. Note that unused address lines for the MDU, A/D and D/A converters, and I/O ports are treated as logic zeros. In fact, these devices can be accessed at many locations in their corresponding decoder segments (refer to the discussion of the 3-to-8 decoder above). In order to avoid confusion, the above-mentioned convention is adopted in this text for programming exercises. Note that there are spare select lines. When these are used

THIS BOOK CONTAINS NUMEROUS PAGES WITH DIAGRAMS THAT ARE CROOKED COMPARED TO THE REST OF THE INFORMATION ON THE PAGE. THIS IS AS RECEIVED FROM CUSTOMER.




FIGURE 2.2




FIGURE 2.3




FIGURE 2.4




FIGURE 2.5




FIGURE 2.6




FIGURE 2.7




FIGURE 2.8

Table 2.1 Ribbon Cable Connector Pin Assignment

Pin	Function	Pin	Function
1	Gnd	26	Gnd
2	-15 volts	27	+15 volts
3	Spare pin	28	Spare pin
4	A9	29	A8
5	PS	30	A10
6	WAIT	31	A11
7	SYSRES	32	A12
8	BREQ	33	A13
9	BACK	34	A14
10	A0	35	A15
11	A1	36	IO/M
12	A2	37	SYSCLK
13	A3	38	$\overline{\mathtt{RD}}$
14	A4	39	$\overline{\mathtt{WR}}$
15	A5	40	ALE
16	A6	41	so
17	A.7	42	AD 0
18	S1	43	AD I
19	INTA	44	AD 2
20	INTR	45	AD3
21	RSTC	46	AD4
22	RSTB	47	AD 5
23	RSTA	48	AD 6
24	NMI	49	AD 7
25	+5 volts	50	+5 volts

Table 2.2. Memory Map of the NSC800 SBC

START	END	DEVICE OF	PERATION
ADDRS	ADDRS	READ	WRITE
0000Н	03FFH	EPROM	[no operation]
0400Н	07FFH	RAM	RAM
0800н	OBFFH	[spare]	[spare]
0С00Н	OFFFH	[spare]	[spare]
1000Н	_	MDU - X register	MDU - X register
1001н	-	MDU - Z register	MDU - Z register
1002Н		MDU - Y register	MDU - Y register
1003Н	-	MDU - status register	MDU - control registe
1400H	-	ADC - no operation	DAC - latch (8-bit)
1401H	-	ADC - MSB (8 bits)	11
1402H	-	ADC - LSB (4 bits)	u .
1403Н	-	illeagal address	11
1800н	1400	Input port 1	Output port 1
1CCOH	-	Input port 2	Output port 2

(or if any modification to the memory map is made) it should be promptly noted so that possible bus contentions can be avoided.

Once the single board computer was designed, a printed circuit board was created. First, the components were arranged, over several trials, to obtain a reasonable package layout. This resulted in the board having segregated areas for CPU/control functions, memory, digital I/O, analog I/O, and hardware multiply/divide electronics. The component layout is illustrated in Figure 2.9. After this was accomplished, the master printed circuit artwork was made using Bishop Graphics 2X printed circuit layout The package layout made a central bus structure possible. All materials. the electronics sections could then be easily reached from the bus. amount of test points were also added to ease circuit copious The master was composed of three 2x masks. troubleshooting. composed of all component and through board connections which were common to both sides of the board. The other two consisted of the wiring traces for the circuit side of the board or circuit traces and designator lettering for the component side of the board. To make one complete component side or circuit side mask, it was necessary to photograph the proper side mask with the common mask layered on it. This assured positive alignment between the pads on both sides of the PC board. From the lx photoreduction, a plated-through PC board was made with satisfactory results. Figures 2.10a and b show the two sides of the finished PC board. A list of the components used in the computer is given in Table 2.3. Directions for assembling the single board computer are given below:




Figure 2.9: Component Layout of the NSC800 SBC




FIGURE 2.10 a: NSC800 SBC PRINTED CIRCUIT BOARD (COMPONENT SIDE)




FIGURE 2.10b: NSC800 SBC PRINTED CIRCUIT BOARD (CIRCUIT SIDE)

Table 2.3: Component List for the NSC800 SBC

### Integrated Circuits

U1 - NSC800 microprocessor

U2 - 82PC12 8-bit Input/Output Port

U3 - 74PC138 3-Line to 8-Line Decoder/Demultiplexer

U4, U5 - Intersil IM6653AI 1024x4 bit CMOS EPROM

U6 - U13 - Intersil IM6518A-1 1024x1 bit CMOS RAM

U14, U15 - RCA CDP1855 Multiply/Divide Unit

U16 - National Semiconductor AD1210HD 12-Bit CMOS A/D Converter

U17, U18 - 74C374 Octal D-Type Flip-Flop

U19 - Analog Devices AD7524 8-Bit Buffered Multiplying D/A Converter

U20 - U23 -74C373 Octal D-Type Latch

U24 - 74PCO2 Quad 2-Input NOR Gate

U25 - 74PC74 Dual D Flip-Flop

U26, U31 - 74PC04 Hex Inverter

U27 - 74PC08 Quad 2-Input AND Gate

U28 - Motorola MC14020 14-Stage Ripple Carry Binary Counter

U29 - 74PC32 Quad 2-Input OR Gate

U30 - 74PC00 Quad 2-Input NAND Gate

U32, U33 - Texas Instruments TL061 Low-Power JFET-Input Operational Amplifier

U34 - Analog Devices AD584 Pin Programmable Precision Voltage Reference

U35 - Analog Devices AD581 High Precision 10 Volt IC Reference

#### Diodes

CRI - CR4 - Light Emitting Diodes, Red

CR5, CR6 - Hewlitt Packard HP5082-2811 Schottky Diode

#### Table 2.3: Components List (continued)

# Capacitors

- C1 100 picofarad disc ceramic
- C2, C3, C32 C35 10 picofarad disc ceramic
- C4 C31 0.1 microfarad disc ceramic
- C36 0.01 microfarad disc ceramic
- C37 0.22 microfarad

### Resistors

- R1, R2 10 Kohm 15-Resistor DIP, common node at pin 16, (Bourns 16-2-103)
- R3 10 Kohm 7-Resistor SIP, common node at pin 1, (Bourns 08-1-103)
- R4, R19 10 Kohm, 1/4 watt resistor
- R5 R8 300 ohm, 1/4 watt resistor
- R9, R10, R15 1 Mohm, 1/4 watt resistor
- R11 2.4 Kohm  $\pm 5\%$ , 1/4 watt resistor
- R12, R18 1 Kohm, 1/4 watt resistor
- R13, R14 5 Kohm, 1/4 watt resistor (must match 0.1% or better)
- R16 100 Kohm, 1/4 watt resistor
- R17 200 Kohm, 1/4 watt resistor
- R20 30 Kohm, 1/4 watt resistor
- R21 R23 10 Kohm trimpot (Bourns 3006P-1-103)
- R24 2 Kohm trimpot (Bourns 3006P-1-202)

#### Miscellaneous Parts

- J1 50-pin male ribbon cable connector with wire wrap pins (3M No. 3433)
- J2, J3 16-pin wire wrap socket
- J4 twelve double-ended wire wrap pins (Vector No. T46)
- J5 eight wire wrap socket pins (Vector No. R32)
- J6, J7 double-ended wire wrap pin (Vector No. T46) and a Female BNC socket (74868UG-1094/UG)

Table 2.3: Component List (continued)

SW1 - SPST momentary push-button switch (C & K 8121)

SW2 - DPDT three-position toggle switch (C & K 7203)

X1 - 5 MHz crystal

X2 - 8 MHz crystal (alternate, 1 MHz crystal)

One 14-pin wire wrap socket (for U27).

Four wire wrap socket pins for the crystal sockets (Vector No. R32)

One 40-pin solder tab socket

Two 28-pin solder tab sockets

Four 24-pin solder tab sockets

Six 20-pin solder tab sockets

Eight 18-pin solder tab sockets

Four 16-pin solder tab sockets

Five 14-pin solder tab sockets

Two 3-pin solder tab sockets (Augat No.8058-1G23)

#### NSC 800 SBC Construction:

# Printed Circuit Board Corrections (part 1):

- 1) Cut trace between pin 4 of U24 and pin 4 of U3. Cut trace between pin 6 of U3 and A13 of the SBC bus.
- 2) Cut trace between pin 3 of U34 and R24.
- 3) Cut trace between pin 16 of R1 and Vcc.
- 4) Cut trace between pin 3 of U30 and pin 1 of U18. Cut trace between pin 8 of U30 and pin 1 of U17.
- 5) Cut trace between pin 11 of U30 and the SC test point.
- 6) Cut trace between pin 1 and pin 13 of U30. Cut trace between pin 13 and pin 9 of U30. Cut trace between pin 12 of U30 and A2 of the SBC bus.
- 7) Cut traces between pins 2, 3, 4, and 5 of U31.
- 8) Cut the trace between the ADCCLK test point and the seventh jumper pad of J4 (left side of U28).
- 9) Cut all traces connecting together every pin I and pin 17 of U6 U13.

#### Component Placement:

- 1) Solder all sockets and jumper pins into the designated positions on the component side of the printed circut board (the side with the designator lettering). For convenience, place the sockets with their pin 1 designators over the dots on the circuit board. These designate pin 1 also.
- 2) Solder in discrete components. Note that CR5 and CR6 are placed with the banded ends over the plus signs printed on the circuit board. Note that the LEDs are placed with the cathodes towards the bottom of the board (when the designators are read normally).

- 3) Solder wire wrap pins into the twelve holes of J4 (eight on the left and four on the right of U28). Solder wire wrap pins into the holes near the BNC connectors. One goes to pin 6 of U32 while the other goes to pin 19 of U16.
- 4) Solder in the switches, taking care to also solder the mounting tabs to the board. This insures good mechanical connection of the switches to the board.
- 5) Solder a 14-pin wire wrap socket into the lower section of the kludge space. This will hold U27.

# Printed Circuit Board Corrections (part 2):

- (30 gauge Kynar wire works fine here!)
- 1) Wire pin 24 of U4 to the Vcc pin of C6. Wire pin 14 of U30 to the Vcc pin of C28.
- 2) Wire pin 4 of U24 to pin 6 of U3. Wire pin 4 of U3 to pin 11 of R1 (A13 of the SBC bus).
- 3) Wire pin 16 of R1 to ground.
- 4) Wire pin 2 of U34 to Vref pin of R24.
- 5) Wire pin 3 of U30 to pin 1 of U17. Wire pin 8 of U30 to pin 1 of U18.
- 6) Wire pin 13 of 016 to pin 14 of U16.
- 7) Wire pin 2 of U31 to pin 12 of U30. Wire pin 9 of U30 to pin 3 of U31. Wire pin 4 of U31 to pin 13 of U30. Wire pin 11 of U30 to pin 5 of U31.
- 8) Wire ADCCLK test point to the fifth jumper pad of J4.
- 9) Wire together all pin 1's of U6 U13 to RAMCE. Wire together all pin 17's of U6 U13 to pin 3 of U27.
- 10) Wire pin 1 of U27 to pin 39  $(\overline{RD})$  of J1 and pin 2 of U27 to pin 40  $(\overline{WR})$  of J1. Wire pins 4, 5, 9, 10, 12, and 13 of U27 to pin 7 (ground) of U27.

# Optional Correction (allows use of a CDP1852 in place of the 82PC12):

- 1) Cut trace between pin 23 and pin 24 of U2.
- 2) Wire pin 23 of U2 to pin 12 of U2 (ground).

# Completion of the Assembly:

- 1) Insert the integrated circuits into their designated sockets carefully. Remember to place the I.C.s with their number one pins placed in the corresponding holes of the sockets. They are designated by the dot on the circuit board.
- 2) Solder together pin 1 and pin 2 of U34, leaving enough length in pin 2 to insert it into the socket. Insert the I.C. into the socket with pin 4 to pin 1 of the socket (ground), pin 2 to pin 2 of the socket (Vref), and pin 8 to pin 3 of the socket (+Vs). All other pins of U34 are unconnected.
- 3) Insert the crystals into their proper sockets.
- 4) Insert jumper wires into the pin sockets of J5 to enable lighting LEDs.
- 5) Solder lengths of wire wrap wire to the center terminals of the BNC connectors. Wrap the wire connected to the Analog Input BNC to the wire wrap post which is soldered to the trace going to pin 19 of U16. Wrap the wire connected to the Analog Output BNC to the wire wrap post soldered to the trace going to pin 6 of U32.

## Test Software for the NSC800 SBC:

In order assure proper operation of the computer, several test programs have been written. These should be run to test the computer before proceeding with any other software development. These test programs are:

1) SYSTST - A general test of the major subsystems of the computer. With

this program, correct operation of the CPU, EPROM, RAM, D/A converter, and I/O ports can be determined. This is a go/no go test and must be passed successfully before any further tests are attempted. The routine initializes a counter and a pointer to RAM. Next, the counter value is stored out to RAM and then read back from the same location. The CPU then writes out to the multiply/divide units (which are not inserted in their sockets) and the D/A converter. To test the parallel I/O ports, the counter value is written out to I/O Port 1. The output lines have been wired to the input lines with corresponding bits paired together. This allows the CPU to read the counter value back in through the input port of I/O Port 1. The same operation is repeated with I/O Port 2. Finally, the counter value and the RAM pointer are incremented, with the pointer conditioned to always point at the RAM space. If the program is executing correctly, then a saw-tooth waveform will appear on the output of the D/A converter.

- 2) ANATST This routine tests the A/D converter for proper operation. It also allows for adjusting the A/D and D/A converter circuits for zero offset. During execution, the CPU initializes a delay counter and then enters a delay loop. After the delay is completed, the CPU reads the high byte of the A/D latches and immediately writes the value to the D/A converter. The program continues in a endless loop.
- 3) MULTST This routine tests the RCA CDP1855 Multiply/Divide Unit (MDU) for correct multiply operation. The MDU is initialized and a dummy multiplicand (FFFF hexidecimal) loaded into the internal registers of the NSC800. Next, a 16-bit multiplier is read in from the parallel I/O ports. The high byte is from I/O Port 2 and the low byte is from I/O Port 1. Both

operands are loaded into the MDUs and the multiply operation started. After a short wait, a 32-bit product is read from the MDUs into the registers of the CPU. The routine then enters an endless loop which reads the to input ports, checking for all bits 'high' or 'low'. If they are all 'high', the most significant word of the product is written out to the output ports. If the bits are all 'low', the least significant word is output. The multiply test is started by pressing the reset button.

- 4) DIVTST This routine tests the divide operation of the MDU. Its execution format is nearly identical to the MULTST routine. Instead, of a 16-bit dummy value, a 32-bit dummy dividend (10000000 hexidecimal) is created. After loading the dividend and the 16-bit divisor (again from the I/O ports), a divide operation is performed. The quotient and remainder are output to the I/O ports when the input port bits are all low or high respectively. The divide test is again started by pressing the reset button.
- 5) TIMTST This routine was developed in order to test the access timing of the multiply/divide units. There was some question as to whether they were operating correctly or not. The program initializes a counter and a pointer to the MDUs. The value of the counter is written to one of the bytes of one of the MDU registers and the counter incremented. The MDU sequence counter is reset and the values read from the register with each value also written to the D/A converter. The MDU pointer is then incremented and checked to see if it is still pointing to the X, Y, or Z register of the MDU. If not, the low byte of the pointer is reset to zero. This routine operates in an endless loop and correct operation is recognized if a 'stepped' saw-tooth waveform appears on the output of the

## D/A converter.

The assembly language listings of these programs are given below:

PASS 1	DONE		CD CUCTOMO TOO COCCMUNICO COCT ANAL
ADDR	CDDE	STMT SHUDO	SD SYSTEMS Z80 ASSEMBLER PAGE 0001 E STATEMENT
HUDIN.	CUDE	STATE SHORE	E STATEMENT
		0001 ;SYST	ST (SYSTEM TEST) IS A SHORT PROGRAM TO "EXERCISE"
		JJA: 5000	THE NSC800 SBC SUBSYSTEMS. IT IS THE FIRST PROGRAM
			E RUN TO DETERMINE IF THE COMPUTER IS FUNCTIONING
		0004 PROP	
		0005 ;	
>0000		0006	ORG 0000H .
10000	210004	0007 SYSTS	T LD HL,0400H ;POINT TO START OF RAM.
10003	0600	0008	LD B.OOH ; INITIALIZE THE COUNTER.
10005	70	0009 LOOP	LD (HL),B; STORE REGISTER B IN RAM.
10006	7 <b>E</b>	0010	LD A, (HL) :GET BACK DATA FROM RAM.
10007	320010	0011	LD (1000H),A ;STORE OUT TO MDU SPACE.
1000 <del>0</del>	320014	0012	LD (1400H),A ;STORE OUT TO THE DAC.
<0000 <b>D</b>	320018	0013	LD (1800H)•A ;STORE OUT TO I/O PORT 1.
10010	3 <del>8</del> 0018	0014	LD A.(1800H) ;READ FROM I/O PORT 1.
0013	320010	0015	LD (1000H),A ;STORE OUT TO I/O PORT 2.
0016	3A001C	0016	LD A. (1000H) FREAD FROM I/O PORT 2.
0019	47	0017	LD B.A :PUT RESULT BACK IN REGISTER B AND
1001A	94	0018	INC B : INCREMENT. IF ALL GOES WELL. THIS SHOULD
		0019 ;	BE THE MEXT SEQUENTIAL NUMBER. CORRECT
		0020;	OPERATION ALSO HAS A SAWTOOTH WAVEFORM ON
2004B	30	0021;	ON THE OUTPUT OF THE DAG.
10018	23	0022	INC HL :POINT TO NEXT LOCATION IN RAM.
1001C 1001E	3E07	0023	LD A, 07H 3MASK OFF LOW THREE BITS OF THE
10015	A4 2002	0024 0025	AND H 3H REGISTER. HL MUST ALWAYS POINT AT RAM.
40021	3E04	0026	JR NZ PHTROK ; IF RESULT NOT ZERO, POINTER IS GX.
10023	67	0025 PNTRO	LD A+04H +PEINITIALIZE POINTER IF IT IS ZERO. K LD H+A +PLACE PESULT IN H REGISTER.
10024	0305001	0058	JP LOOP PREPERT THE OPERATION.
7 V - T	30000	0029	END
		0000	E11D

ERRORS=0000

PASS 1	DOME	
ADDR	CODE	SD SYSTEMS Z80 ASSEMBLER PAGE 0001 STMT SOURCE STATEMENT
		0001 ;THIS IS THE ANALOG HARDWARE TEST ROUTINE (AMATST). IT 0002 ;IS DESIGNED TO DETERMINE IF THE A/D CONVERTER IS WORKING 0003 ;PROPERLY. THIS ROUTINE CAN ALSO BE USED TO BALANCE THE 0004 ;A/D AND D/A CONVERTERS BY FEEDING THE OUTPUT OF THE D/A 0005 ;INTO THE INPUT OF THE A/D.
40000	0620	0007 AMATST LD B,20H ; INITIALIZE COUNTER.
< 00005	05	0008 WAIT DEC B ;COUNT DOWN
40003	C505001	0009 JP NZ WAIT ; DONE WITH COUNT YET?
10006	3A0214	0010 LD A. (1402H) FREAD HIGH BYTE OF A/D CONVERTER.
10009	320014	0011 LD (1400H) +A ; GUTPUT TO D/A COMMERTER.
10000	C300004	0012 JP ANATST FREPEAT IT AGAIN. 0013 END

ERRORS=0000

```
PASS 1 DONE
```

### SD SYSTEMS Z80 ASSEMBLER PAGE 0001

```
ADDR CODE
                 STMT SQURCE STATEMENT
                             THIS PROGRAM TESTS THE MULTIPLY OPERATION OF THE
                  0002 ; CDP1855 MDU ON THE MSC800 SBC. A 16 BIT OPERATOR GIVEN
                  0003 ;BY THE USER AT INPUT PORTS 1 & 2 IS MULTIPLIED BY A
                  0004 ;16 BIT OPERAND PROVIDED IN THE PROGRAM. THE 32 BIT
                  0005 FRESULT IS PROVIDED THROUGH THE OUTPUT PORTS 1 & 2
                  0006 ; TO THE USER IN 16 BIT BLOCKS. THE HIGH WORD IS OUTPUT
                  0007 ; IF ALL THE BITS OF THE INPUT PORTS ARE HIGH (FFFFH).
                  0008 THE LOW WORD IS OUTPUT IF ALL THE BITS OF THE INPUT
                  0009 ; PORTS ARE LOW (0000H). ALL OTHERS ARE IGNORED.
                             THE OPERATOR MUST BE SET BEFORE STARTING THE
                  0010 ;
                  0011 ; PROGRAM AS THE PROGRAM SUPPLIES NO PROMPTS. WHEN THE
                  0012 ; MULTIPLICATION IS FINISHED, THE PROGRAM WILL OUTPUT
                  0013 ;A 00H TO THE DAC (IT WAS FIRST INITIALIZED TO FFH).
                  0014 ; THE PROGRAM ENTERS AN INFINITE LOOP WHILE OUTPUTTING
                  0015 THE HIGH OR LOW WORD ON REQUEST.
                  0016 ;
                  0017
                              ORG OUH
>0000
                  0018 MULTST LD A+OFFH ; INITIALIZE THE DAC TO FFH.
10000
      3EFF
                              LD (1400H) >A
S0002
       320014
                  0019
                              LD IX, 1000H ; SET UP POINTER TO MDU X REG.
10005
                  0020
       DD210010
                              LD (IX+3H),68H ; INITIALIZE MDU TO TWO UNITS, MO
                  1500
10009
       DD360368
                                               OPERATION, RESET SEQUENCE COUNTER
                  0022 ;
                                               AND Y REGISTER.
                  0023 ;
                              LD DE, OFFFFH ; OPERAND IS SUPPLIED BY PROGRAM.
       11FFFF
4000D
                  0024
                              LD A. (1000H) SHIGH BYTE IS IN IMPUT PORT 2.
10010
       38001C
                  0025
                              LD HA
10013
                  0026
       67
                              LD A. (1800H) LOW BYTE IS IN IMPUT PORT 1.
10014
       380018
                  0027
                  8500
                              LD LA
10017
       6F
                              LD (IX+0H),D ;LOAD OPERATOR INTO X REG.
10018
       007200
                  0029
001B
                              LD (IX+0H) +E
       DD7300
                  0030
                              LD (IX+1H), H ; LOAD OPERATOR INTO Z REG.
                  0031
001E
       DD7401
                  0032
                              LD (IX+IH),L
10021
       DD7501
                              LD (IX+3H),61H FRESET SEQUENCE COUNTER, START
0024
       DD360361
                  0033
                                             MULTIPLY OPERATION.
                  0034 ;
                              MOP
                                            ; WAIT FOR MULTIPLY TO END.
10028
       00
                  0035
                              MOP
10029
       On
                  0036
                              HOP
0028
       00
                  0037
                              MOP
4002B
                  0038
       0.0
                              MOP
00020
       กก
                  0039
                              MOP
1002D
       00
                  0040
                              NOP
002E
                  0041
       0.0
002F
                  0042
                              NOP
       MA
10030
                  0043
                              NOP
       ac
                              LD H+ (IX+2H) ; PLACE MSB OF 32-BIT RESULT IN H REG.
10031
       DD6602
                  0044
0034
                              LD L. (IX+2H) IMSB-1 IN L REG.
       DD6E02
                  0045
10037
       DD5601
                  0046
                              LD D+(IX+IH) FMSB-2 IN D REG.
                              LD E, (IX+1H) ; LSB IN E REG.
LD A, OOH ; SET DAC TO OOH.
1003A
       DD5E01
                  0047
003D
       3E00
                  0048
1003F
       320014
                  0049
                              LB (1400H) +A
                  0050 PORTST LD A. (1800H) ; GET PORT 1 BYTE.
10042
       3A0018
                              LD B.A ; SAVE IN REGISTER B.
10045
       47
                  0051
                              LD A. (1000H) SEET PORT 2 BYTE.
10046
       3A001C
                  0052
10049
                  0053
                              AND B JAND THE THE BYTES TOGETHER.
       AO
       CA5C001
                  0054
                              JP Z LOWBTE ; OUTPUT LOW WORD TO PORTS 1 & 2.
1004<del>A</del>
                              INC A ; INCREMENT. IF NOT ZERO ...
1004D
                  0055
       30
1004E
                  0056
                              JP NZ PORTST ; DON'T OUTPUT DATA.
       0242001
                              LD A+H ; DUTPUT MSB BYTE TO PORT 2.
0051
       7C
                  0057
                              LD (1000H) +A
0052
       320010
                  0058
```

ADDR	CODE	STMT SOURCE	SD SYSTEMS Z80 ASSEMBLER PAGE 0002
HDDK	cone	SIIII SECREE	STITLE COLOR
40055	7 <b>D</b>	0059	LD A+L : GUTPUT MSB-1 BYTE TO PORT 1.
10056	320018	0060	LD (1800H),A
10059	C342001	0061	JP PORTST ; CHECK FOR NEW WORD TO OUTPUT.
1005€	7 <del>8</del>	0062 LOWBTE	LD A.D ; DUTPUT MSB-2 TO PORT 2.
1005D	320010	0063	LD (1000H),A
10060	7 <b>B</b>	0064	LD A.E ; OUTPUT LSB TO PORT 1.
10061	320018	0065	LD (1800H),A
10064	C342001	0066	JP PORTST : CECK FOR NEW WORD TO DUTPUT.
		0067	END

ERRORS=0000

```
PASS 1 DONE
```

#### SD SYSTEMS Z80 ASSEMBLER PAGE 0001

```
STMT SOURCE STATEMENT
 ADDR CDDE
                              THIS PROGRAM PERFORMS A DIVISION TEST OF THE
                   0002 JCDP1855 MDU ON THE MSC800 SBC. A DIVISOR PROVIDED BY
                   0003 THE USER AT PORTS 1 % 2 IS DIVIDED INTO A DIVIDEND
                   0004 ;PROVIDED BY THE PROGRAM. THE REMAINDER AND QUOTIENT ARE
                   0005 JAVAILABLE FOR INSPECTION AT THE OUTPUT PORTS 1 % 2.
                  0006 FTHE QUOTIENT IS OUTPUT IF ALL BITS OF THE INPUT PORTS
                   0007 ; ARE HIGH (FFFFH). THE REMAINDER IS DUTPUT IF ALL
                   0008 THE BITS ARE LOW (0000H). ALL OTHER INPUTS ARE IGNORED.
                   0009 ;
                              THE DIVISOR MUST BE SET BEFORE RUNNING THE PROGRAM
                   0010 FAS HO PROMPTS EXIST. IF THE DIVISION IS SUCCESSFOL, THE
                   0011 FDAC WILL GO FROM HIGH TO LOW VOLTAGE (FFH TO 00H). IF
                  0012 FAN OVERFLOW OCCURS, THE DAG OUTPUT WILL GO TO 80H.
                  0013 $
10000
       SEFE
                  0014 DIVIST LD A, OFFH ; INITIALIZE DAG TO FFH.
20002
       320014
                  0015
                               LD (1400H) A
40005
       DD210010
                  0016
                               LD IX, 1000H ; SET POINTER TO MOU REG. X.
10009
       00360360
                  0017
                               LD (IX+3H),60H ; INITIALIZE THE MDU TO TWO UNITS,
                  0018 ;
                                                RESET SEQUENCE COUNTER, AND NO
                  0019 3
                                                OPERATION.
1000D 210010
                  0020
                               LD HL,1000H ;LOAD HL WITH HIGH WORD OF DIVIDEND.
40010
        110000
                  1500
                               LD DE,0000H ; LOAD DE WITH LOW WORD OF DIVIDEND.
10013
       380010
                               LD A. (1000H) FEET HIGH BYTE OF DIVISOR IN B REG.
                  0055
40016
       47
                  0023
                               LD B.A
10017
                               LD A. (1800H) GET LOW BYTE OF DIVISOR IN C REG.
       380018
                  0024
1001A
                  0025
                               LD CAA
       4F
4001B
       DD7402
                               LD (IX+2H) . H : LOAD MSW OF OPERAND IN Y REG.
                  0026
1001E
       DD7502
                  0027
                               LD (IX+2H) .L
10021
                  0028
                               LD (IX+1H), D ; LOAD LSW OF OPERAND IN Z REG.
       102701
4500
       DD7301
                  0029
                               LD (IX+1H) ,E
                  0030
10027
       000700
                               LD (IX+0H) + B FLOAD 16-BIT OPERATOR IN X REG.
4002A
       DD7100
                  0031
                               LD (IX+0H) +C
                               LD (IX+3H),62H ; RESET SEQUENCE COUNTER AND START
1002D DD360362
                  0032
                  0033 🗼
                                                THE DIVIDE
10031
                  0034
                               MOP ; WAIT FOR DIVIDE TO END.
        00
10032
        00
                  0035
                               MOP
10033
                  0036
                               MOP
       nn
10034
        00
                  0037
                               MOP
10035
                  0038
                               NOP
       nn
10036
       nn
                  0039
                               NOP
10037
       00
                  0040
                               MOP
10038
       00
                  0041
                               MOP
10039
       nn
                  0042
                               HOP
                               LD H. (IX+2H) ; PUT REMAINDER IN H & L REGISTERS.
1003<del>A</del>
       DD6602
                  0043
4003D
       DD6E02
                  0044
                               LD L, (IX+2H)
10040
                               LD D. (IX+1H) : PUT QUOTIENT IN D & E REGISTERS.
       DD5601
                  0045
10043
       DDSE01
                  0046
                               LD E+ (IX+1H)
10046
                               LD A (IX+03H) | GET STATUS BYTE
                  0047
       DD7E03
10049
       CBOF
                  0048
                               RRC A ISET DAC TO BOH IF NO OVERFLOW, 80H IF DNE.
1004B
                               LB (1400H) +A
       320014
                  0049
1004E
                  0050 PORTST LD A, (1800H) ; GET PORT 1 BYTE.
       3A0018
                               LD B.A ; SAVE IN REGISTER B.
40051
                  0051
       47
10052
                               LD A+ (1000H) | SET PORT 2 BYTE.
       3A001C
                  0052
                               AND B FAND THE TWO BYTES TOGETHER.
10055
       A0
                  0053
       CA68001
                               JP Z LOWBTE ; OUTPUT LOW WORD TO PORTS 1 % 2.
10056
                  0054
                               INC A FINCREMENT, IF NOT ZERO ... UP NZ PORTST FOOM T GUIPUT DATA.
10059
       30
                  0055
1005A
                  0056
       C24E001
4005D
                               LD A+H ; GUTPUT MSB BYTE TO PORT 2.
       70
                  0057
                  0058
                               LD (1000H) A
< 005E 32001C</p>
```

## SD SYSTEMS Z80 ASSEMBLER PAGE 0002

ADDR	CUDE	STMT SHURCE	STATEMENT
10061 10062 10065	7D 320018 C34E00′	0059 0060 0061	LD A+L ; GUTPUT MSB-1 BYTE TO PORT 1. LD (1800H)+A JP PORTST ; CHECK FOR NEW WORD TO GUTPUT.
10068	7A 32001C		LD A+D ; GUTPUT MSB-2 TG PORT 2.
100 <del>69</del> 10060	78	0063 0064	LD A.E ; OUTPUT LSB TO PORT 1.
1006D 10070	320018 C34E00′	006 <b>5</b> 0066	LD (1800H).A  JP PORTST :CECK FOR NEW WORD TO DUTPUT.
	30700.T.T.	0067	END

ERRORS=0000

```
PASS 1 DONE
                                           SD SYSTEMS Z80 ASSEMBLER PAGE 0001
                   STMT SOURCE STATEMENT
 ADDR CODE
                   0001 ; THIS PROGRAM PERFORMS A TIMING TEST OF THE CDP1855 MDU'S.
                   0002 ;A COUNTER AND MOU POINTER ARE INITIALIZED AND COUNTER
                   0003 ; VALUES ARE FIRST WRITTEN OUT TO AND READ FROM THE MDU 0004 ; REGISTERS. THEM, THE VALUES ARE WRITTEN OUT TO THE D/A
                   0005 ; CONVERTER AND THE POINTER INCREMENTED. THE PROCESS IS
                   0006 REPEATED. CORRECT OPERATION IS OBSERVED IF A "STEPPED"
                   8007 ; SAW-TOOTH WAYEFORM IS SEEN ON THE CUTPUT OF THE DAR
                   0008 ; CONVERTER.
                   0009 ;
>0000
                   0010
                                GR6 0000H
                   0011 TIMTST LD HL, 1000H ; INITIALIZE THE MDU POINTER.
10000
       210010
                                LD B, OOH ; INITIALIZE THE COUNTER.
10003
        0600
                   0012
                                LD A. 60H ; INITIALIZE THE MDU, RESET THE SEQUENCE
                   0013 LDDP
10005
        3E60
10007
        320310
                   0014
                                LD (1003H) +A ; COUNTER.
                                LD (HL).B ;STORE TO HIGH BYTE OF MOU REGISTER. INC B ;INCREMENT THE COUNTER.
1000A
                   0015
       70
4000B
                   0016
        114
                                LD (HL) , B ; STORE TO MEXT BYTE OF MOU REGISTER.
4000C
        70
                   0017
                                 INC B ; INCREMENT THE COUNTER.
10000
                   0018
        114
                                LD (HL).B ;STORE TO THIRD BYTE OF MOU REGISTER. INC B ; INCREMENT THE COUNTER.
4000E
        70
                   0019
1000F
        04
                   0020
                                LD (HL) , B ; STORE TO LOW BYTE OF MOU REGISTER.
0010
        70
                   1500
                                 INC B ; INCREMENT COUNTER FOR NEXT INTERATION.
0011
                   0022
        04
                                LD (1003H), A ; RESET SEQUENCT COUNTER AGAIN.
10012
        320310
                   0023
                                LD A. (HL) ; READ HIGH BYTE OF MDU REGISTER.
10015
                   0024
        7E
                                LD (1400H) +A ; DUTPUT VALUE TO D/A CONVERTER.
10016
        320014
                   0025
                                 LD A. (HL) ; READ NEXT BYTE OF MDU REGISTER.
10019
        7E
                   0026
                                LD (1400H), A ; DUTPUT VALUE TO DVA CONVERTER.
                   0027
1001A
        320014
                                LD A, (HL) FREAD THIRD BYTE OF MOU REGISTER.
4001D
                   0028
        7E
                                LD (1400H), A SOUTPUT VALUE TO DVA COMVERTER.
'001E
        320014
                   0029
                                 LD A+ (HL) ; READ LOW BYTE OF MOU REGISTER.
                   0030
12001
        7E
                                 LD (1400H), A ; OUTPUT VALUE TO D/A CONVERTER.
        320014
10022
                   0031
                                 INC L ; POINT TO NEXT MOU REGISTER.
10025
                   0032
        20
                                 LD A-03H ; CHECK FOR POINTING TO THE MOU
10026
                   0033
        3E 03
                                          STATUS REGISTER.
                   0034
                                 CP L
40058
        BD
                                 JP NZ LOOP : IF POINTER IS NOT, REPEAT LOOP.
        0205001
                   0035
10029
                                LD L, OOH ; IF IT IS, RESET LOW BYTE OF POINTER.
10020
        2E00
                   0036
                                 JP LOOP : NOW REPEAT THE LOOP.
4002E
       0305001
                   0037
                                 END
                   0038
```

ERRORS=0000

## CHAPTER III

### SYSTEM HARDWARE EVALUATION

As the first part of the evaluation of the NSC800, a study was made of its performance as a component of the single board computer. This, in turn, required evaluation of the computer itself; which was divided into three parts: 1) the printed circuit board, 2) the computer circuitry outside of the NSC800, and 3) the NSC800.

The printed circuit board was conceived as a time-saving and cost-effective alternative to wire wrap board construction. Due to the complexity of the computer's design, it was decided that it would be far easier to make and correct a printed circuit board than it would be to hunt through the tangle of wires on a wire wrap board to find a mistake. This proved to be the case as the board, though not perfect, had relatively few errors. Most of these were easy to correct. The use of many test points on the board aided in debugging the finished system and was responsible for uncovering most of the design errors in the computer. In no instance were the corrections on the board due to substandard construction techniques. The artificers at Owens Printed Circuit Inc., Wichita, Kansas, should be complimented for their quality work in the fabrication of this printed circuit board.

As with the printed circuit board, the design of the single board computer was largely successful. The only subsystem which required any change was the A/D converter section. This consisted of changing the

reference voltage to +5 volts, altering the output latches to a high byte/low byte orientation in the memory map, and connecting the A/D converter for free running operation (see Chapter II). The first alteration was due to conditions imposed by the NSC800. Although the NSC800 was designed for an operational power supply voltage range of 3 to 12 volts, the engineering evaluation sample provided to us had an operational range of only 4 to 8 volts. This required the adjustment to 5 volt operation. In addition, the lack of a sample of the 82PC12 required the use of an Intel 8212, which also operates at only 5 volts. The change to the low byte/high byte orientation of the output latches was for programming convenience. This change allowed for reading of the entire 12 bits of the A/D converter with a 16-bit load instruction by the CPU. switch to free-running conversion was due to the ADC1210 A/D converter. It was discovered that the start conversion signal must be synchronized with the conversion clock to insure proper converter operation. To alter the converter design for this would have required additional logic circutry. This was not available on the board hence, free-running conversion was used. In conjunction with this, the latching of the conversion value into the output latches was made conditional on the reading of the latches by the CPU. This prevents the possibility that logic level transitions, i.e. bad data, would be presented to the CPU during a read of either output latch.

After the above corrections had been made, the computer passed the first two hardware test routines with no difficulty. This was with the use of a 8 MHz oscillator crystal, i.e., a 4 MHz system clock, which was extraordinary because the engineering sample provided to us was intended to

operate with an oscillator crystal of up to 5 MHz only [It also implied that the system was operating with EPROMs that should have been too slow to access with the bus timing speeds involved with a system clock of 4 MHz. 1. However, the computer did not pass the hardware multiply and divide tests. The reason for this was the RCA CDP1855 Multiply/Divide Units (MDUs); with a supply voltage of 5 volts, the access time of the MDU registers was too long for the bus timing of the NSC 800. The discovery of this fault was found when attempting to run the multiply test (MULTST) software. After the development of a short MDU timing test routine (TIMTST), it was found that the MDUs appeared to operate correctly with a system clock of 1 MHz. For further tests, the single board computer was operated with a 1 MHz system clock. The adaptive digital predictors which used the MDUs would be limited to this system clock frequency. An alternate solution would be to provide a wait state generator for the MDU enable line (MULTCE). This would then guarantee proper timing for access of the MDU registers while allowing the remainder of the system to operate at full speed.

During the evaluation of the NSC800 and the single board computer, several difficulties arose due to the NSC800 itself. As mentioned above, the promised operation range of 3 to 12 volts was not available. According to engineers at National Semiconductor, this specification will probably never be achieved. In all likelihood, the power supply operation range will be limited to 5 volts + 10 percent. During the software evaluation, it was found that some of the instructions did not appear to execute correctly with a system clock frequency greater than approximately 500 kHz.

After the five test routines were run and successful computer operation was obtained (see MDU discussion above and the test software overview in Chapter II), the three adaptive digital predictor programs were run (see Chapter IV for a discussion of the three programs). It was found that with a 4.0 MHz system clock frequency, the processor halted completely (the HALT, H, light turned on). With a 2 MHz system clock the programs ran but the predictor outputs were random values, not coherent signals as Finally, the programs did work correctly with a 500 kHz would expect. system clock frequency. The possible fault was first thought to be in the MDUs again, even though they operated correctly with a 1 MHz system clock. Another fault could have been the A/D converter since there had been problems with it before, though it performed correctly with the analog test These conclusions were discarded because it was routine at 4 MHz. discovered that the Widrow alogrithm which used a software multiply did not operate correctly with a system clock frequency above 500 kHz also. the A/D converter input strapped to ground, the Widrow algorithm still did not run correctly above 500 kHz.

Further tests showed that the problem was not in the NSC800 itself but in a bus conflict between the NSC800 and the IM6518 RAMs. This conflict was caused by not adequately selecting the RAM during the read and write cycles. The RAM was selected only by a logic '0' on the RAMCE line, with WR determining if the operation was a read or a write. At the beginning of a RAM access cycle the RAMCE line would go low as soon as the 74PC138 one-of-eight decoder had propagated the device selection from the address lines. Since the access time of the IM6518A-1 is very short (95 nanoseconds, worst case) and the WR line would still be a logic '1' until

after the address data was removed, there would be a bus conflict with the address data and the data coming from the RAM. The bus conflict was solved by ANDing the RD and WR signals and using this signal to select the RAM along with the RAMCE line. The WR signal was maintained to select between read and write operations.

With the correction in place, the adaptive digital predictor programs ran correctly with higher system clock frequencies. The Widrow algorithm with software multiply ran with a system clock frequency of 2.5 MHz while the Widrow with hardware multiply and the adaptive lattice predictor ran with 2.0 and 1.0 MHz system clocks respectively. The limitations of the two latter programs was the multiply/divide units. Though the Widrow with hardware multiply did appear to run correctly with a 2.0 MHz clock, it is still recommended to either place a wait-state generator on the MDU select line or run programs using the MDUs at 1.0 MHz. From the prior MDU tests, correct operation of the devices cannot be guaranteed above 1.0 MHz system clock frequency.

The NSC800 does appear to operate correctly at system clock frequencies of 2.5 MHz or lower. Attempts to run the processor at 4.0 MHz were failures; the processor still halting at this frequency (see Chapter IV). If National Semiconductor continues development of the NSC800, they will undoubtedly achieve the goal of 4.0 MHz system clock frequency. It is discouraging to be forced to operate the device only at 5 volts. This defeats many of the advantages of using CMOS electronics. Primary among these is the loss of low-noise operation performance of CMOS, since the electronics cannot be operated at higher voltages than TTL or NMOS

electronics. The lower voltage operation can also degrade overall system speed performance. The use of standard CMOS devices with P2CMOS logic will cause the degradation, an example being the CDP1855 multiply/divide units discussed above. The problem can be solved with wait-state generators, but there would be an increase in system cost and some slowing of operation speed would still be present. It is of interest to note that the small-scale integration (74PC series) devices are specified to operate with a power supply voltage of up to 10 volts [5]. These devices perform quite well, even at 5 volts. The difficulties with the NSC800 itself may be in the very complexity of the device; production yields precluding devices with such a wide operational voltage range. Hopefully with experience, National will be able to produce units with the desired voltage range.

### CHAPTER IV

# NSC800 SOFTWARE EVALUATION - THE WIDROW AND LATTICE ADAPTIVE DIGITAL PREDICTORS

For the software evaluation of the NSC800, two adaptive digital predictor (ADP) algorithms were implemented. These were the Widrow Least Means Square (LMS) algorithm and the adaptive lattice predictor (ALP) algorithm. They are both used in intrusion-detection applications. A discussion of these two algorithms will be carried out followed by an analysis of the results of their implementation.

## The Widrow LMS Algorithm

The Widrow LMS algorithm [7] applies the method of steepest decent in solving the problem of signal prediction. This method comes into play in determining the coefficients of the predictor for each iteration of the algorithm. The response of the filter is adaptive as a result. Nonstationary signals, such as random noise, can then be predicted and removed by the filter leaving signals from other sources, in our case an intruder. A moving average filter (MAF) takes the error output from the last sixteen iterations of the algorithm and averages them. This result is output to the D/A converter. A flowchart of the Widrow LMS algorithm as implemented in Z80 assembly language on the NSC800 appears in Figure 4.1.

The Widrow algorithm was implemented in two forms. The first was done with software multiplies (called WIDADP). It was essentially identical to that developed by Nickel [3] with changes made to make it compatible with




Figure 4.1. Z80 Program Flowchart [3]

u and V are constants,

K is the delay length,

B<sub>K</sub> are the weights used

in the LMS Algorithm.

\*Not implemented on the NSC800 version of the algorithm.

the single board computer memory map. An assembly language listing of this program is given in Appendix 1. The program serves as a benchmark to compare the performance of the NSC800 to the Z80 implementation done by Nickel. The second version (called WADPHM) was executed with hardware multiplies using the RCA CDP1855 Multiply/Divide Units (see Chapter II). This was done in order to show how hardware multiplication increases the execution rate of the ADP. The assembly language listing of this program appears in Appendix 2.

## The Adaptive Lattive Predictor Algorithm

The adaptive lattice predictor was developed by Ahmed [2] as an alternative to the Widrow LMS predictor in intrusion detection applications. For rapid convergence to occur in an adaptive Widrow algorithm, the eigenvalue distribution of the input data covariance matrix must be small. Slow convergence results in sluggish predictor performance. If the convergence is too fast, then there is an increase in the steady-state error of the filter output. It is desirable to obtain a filter structure whose convergence parameters are independent of the eigenvalue spread, i.e., the input data. The adaptive lattice predictor is one such filter structure.

The lattice algorithm is derived through the use of forward and backward prediction errors, e(n) and w(n). Its structure is formed of stages, which can be obtained recursively through the use of matrix bordering techniques. Recursion formulas for the forward and backward prediction errors can then be found. The lattice structure can have as many stages as required for the accuracy of prediction desired. The

forward error prediction of the last stage is the output of the lattice predictor. In order to make the lattice algorithm adaptive, the filter coefficients are found through a recursive formula based on the method of steepest decent. Combining these equations results in an algorithm which should converge faster than the Widrow while maintaining a lower steady-state error in the output.

The implementation of the ALP on the NSC800 (called LATZ80) was a straightforward operation. A flowchart for the Z80 program as implemented on the NSC800 is shown in Figure 4.2. Numerical data was handled as sixteen-bit signed, fixed point numbers. When brought into the algorithm, The data has one sign bit with the implied decimal point to the immediate right of it. An arithmetic shift to the right yields two sign bits with the decimal point to their right. This was the form in which all numeric values were handled and stored, with the exception of some filter constants. The multiplies and a divide were performed in hardware with the CDP1855 MDU. Since the MDU performs unsigned multiplies and divides, hardware driver subroutines were developed which allow signed multiplies and divides with this device.

The signed multiply operation was performed using the fudge method. Given two signed numbers, a fudge value was formed by the conditional sum of the two numbers. If the sign of one number is negative, the other number is added to the fudge value. This is not done if the first number is positive. The operation is repeated with the roles of the numbers reversed. The two signed numbers are then multiplied and the fudge value subtracted from the product. The subroutine returns the upper sixteen bits




Figure 4.2: Z80 Program Flowchart for the Adaptive Lattice Predictor

of the signed multiply to the main routine.

The execution of the signed divide was done in a more direct fashion. In the general case, the sign of the two operands are found and saved. Next, the operands are converted to positive (unsigned) numbers and loaded into the MDU for division. After division, the quotient is corrected to its proper sign by consulting the original signs of the two operands. This operation was simplified because of the nature of the numbers divided. In the lattice algorithm, the negative gradient of the error is divided by the instantaneous power of the stage of the lattice [2]. Although the negative gradient can be positive or negative, the power term (i.e., the variance) is by definition positive. This allowed some simplification of the subroutine. Only the gradient term was converted to an unsigned value The division operation was executed in this form with a before division. 16-bit divisor and 32-bit dividend (the lower 16-bits are set to zero). The subroutine returns a 16-bit quotient.

The error output of the adaptive lattice predictor was the final result of the algorithm. A MAF was not implemented in the algorithm. The assembly listing of the lattice algorithm appears in Appendix 3.

## Results of the Predictor Implementations

The execution rates of the three programs were largely determined by the time necessary to obtain the signed multiplies. Program timing of the three ADP programs are given in Tables 4.1, 4.2, and 4.3. Note that these would be the execution rates if the NSC800 operated with a system clock frequency of 4 MHz. The NSC800s that were made available to us were limited to a system clock frequency of only 2.5 MHz. Limitation of

Table 4.1: Program Timing of the Z80 Widrow ADP with Software Multiply [3]

Routine i	Time n microseconds	+	Multiply Times in microseconds		Total Time in microseconds
Initialization	707.25	+	0.0	=	707.25
Input from A/D	21.5	+	0.0	=	21.5
Compute g	1107.25	+	16 x 147.25	=	3463.25
Compute e <sub>m</sub>	29.75	+	0.0	=	29.75
Update the weigh	ts 1265.75	+	16 x 147.25	=	3621.75
Compute $q_{m}$	50.75	+	1 x 147.75	=	198.0
Block move buffe	rs 351.0	+	0.0	=	351.0
			and the test and test and		
Total Times 2826.0 + 4859.25 = 7685 (excluding Initialization)					7685.25
Program execution rate = 130 Hz					

Note: These times were calculated for a Z80 CPU clock rate of 4.0 MHz.

Table 4.2: Program Timing of the Z80 Widrow ADP with Hardware Multiply

Routine in m	Time	+	Multiply Times in microseconds		Total Time in microseconds
		20			
Initialization	707.25	+	0.0	=	707.25
Input from A/D	21.5	+	0.0	=	21.5
Compute g	1107.25	+	16 x 70.5	=	2235.25
Compute e <sub>m</sub>	29.75	+	0.0	=	29.75
Update the weights	1265.75	+	16 x 70.5	=	2393.75
Compute $q_{m}$	50.75	+	1 x 70.5	=	121.25
Block move buffers	351.0	+	0.0	=	351.0
					TO LES DES THE THE SEC
Total Times 2826.0 (excluding initialization)			2326.5	=	5152.5
Program execution rate = 194 Hz					

Note: These times were calculated for a Z80 CPU clock rate of 4.0 MHz.

Table 4.3: Program Timing of the Z80 Lattice ADP

		in microseconds	= i:	n microseconds	
	+	0.0	=	573.0	
and 32.25	+	0.0	=	32.25	
stage (eight stag	es	total):			
47.5	+	1 x 74.5	=	122.0	
44.75	+	1 x 74.5	==	119.25	
66.5	+	4 x 74.5	=	364.5	
ghts 106.0	+		=	403.25	
27.5	+	0.0	-	27.5	
	<b>32</b> 2		er er er er er		
10.5	+	0.0	==	10.5	
managem main enga quan dann main				was disk now that the PTS	
	+	5954.0	=	8334.75	
Program execution rate = 121 Hz					
	573.0 and 32.25 stage (eight stage 47.5 44.75 66.5 ghts 106.0 27.5  10.5  2380.75 tialization)	in microseconds +  573.0 +  and  32.25 +  stage (eight stages  47.5 +  44.75 +  66.5 +  ghts 106.0 +  27.5 +  10.5 +  2380.75 +  tialization)	573.0 + 0.0  and  32.25 + 0.0  stage (eight stages total):  47.5 + 1 x 74.5  44.75 + 1 x 74.5  66.5 + 4 x 74.5  ghts 106.0 + 3 x 74.5 + 1 x 73.75 (divided to the composition)  10.5 + 0.0  2380.75 + 5954.0  tialization)	in microseconds + in microseconds = in  573.0 + 0.0 =  and  32.25 + 0.0 =  stage (eight stages total):  47.5 + 1 x 74.5 =  44.75 + 1 x 74.5 =  66.5 + 4 x 74.5 =  ghts 106.0 + 3 x 74.5 +  1 x 73.75 (divide)  27.5 + 0.0 =  10.5 + 0.0 =  2380.75 + 5954.0 =  tialization)	

Note: These times were calculated for a Z80 CPU clock rate of 4.0 MHz.

execution speed was also caused by the hardware multiply/divide curcuit (see Chapter III). A list of execution times for the three programs a different system clock frequencies is given in Table 4.4. It should be noted that the variance in execution speeds is due to program flow. Some parts of the programs are not always executed, hence the speed variations.

It was rather surprising to find that the lattice algorithm was slower than the Widrow with software multiply until one realized that the eight stages of the lattice required seventy—two signed multiplies and eight signed divides in its execution. This is compared to only thirty—two signed multiplies for the Widrow. Although the hardware multiply executes twice as fast as the software multiply, this is not enough of a difference to allow the lattice to run faster. The difficulty is that while the unsigned multiply/divide takes only 4 microseconds to occur (with a 4.0 MHz system clock), the hardware driver subroutine to convert the signed numbers to unsigned numbers and back takes about 70 microseconds to run. The execution rate of this algorithm would be improved greatly if a device that performed signed hardware multiplies and divides was available or if the NSC 800 did operate with a clock frequency of 4 MHz.

A test of the two algorithms was preformed by using line sensor data files made available from Sandia Laboratiries. These files were stored in digital floating-point form in a Data General NOVA/4X minicomputer and had been originally sampled at eight samples per second. Previous studies had shown that sufficient information about the input signal was present at this sample rate to allow detection of an intruder. At higher sample rates, more signal power due to noise was received than signal power due to

Table 4.4 Execution Times of the Digital Predictor Programs

		Program	
System Clock Frequency	WIDADP	WADPHM	LATZ80
500 kHz	17.6 Hz	26.0 Hz	15.0 - 20.0 Hz
1.0 MHz	35.1 Hz	57.8 Hz	30.6 - 40.1 Hz
2.0 MHz	70.2 Hz	103.7 Hz	I.O.* 60.0 Hz
2.5 MHz	87.8 Hz	I.O.* 129 Hz	I.O.* 74.6 Hz
4.0 MHz	N.O.+	N.O.+	N.O.+

<sup>\*</sup>Incorrect Operation; MDU Malfunction


Note: These are approximate execution times.

<sup>+</sup>No Operation; CPU Halts

the intruder, resulting in more false alarms. The intruder signal power is concentrated at very low frequencies (below 4 Hz) [1].

The data files were scaled to integer values and sent out from a Data General DG4288 D/A converter module to the A/D converter of the single board computer. The DG4288 was strapped for two's complement number representation with full-scale output of ±2.5 volts. After processing of the data by the NSC800 SBC, the result is output through the D/A converter to the NOVA computer. The analog signal is input into the NOVA through a Data General DG4281 analog multiplexer module that was strapped for unity gain. The actual conversion was performed by a Data General DG4280 A/D converter module which was set for ±10 volt full-scale signal input. A FORTRAN program was written to move file data to and from disk files. It also called Data General's Sensor Access Manager (SAM) FORTRAN subroutine library which controled the interface hardware.

The line sensor files consisted of creeper (intruder) signals mixed with normal backgroud noise and wind gust signals. This would be a good test for the predictor algorithms since the creeper would be hard to detect with wind gusts producing interference. Plots of an input signal and the output signals of the three programs are shown in Figure 4.3. As can be seen, the two Widrow programs had nearly identical responses. The differences are due to quantization errors and loss of multiplication accuracy in the software multiply operation. The software multiply only multiplies the high bytes of the operands, losing the cross-term components of the low bytes of the operands. The hardware multiply does not do this. Both Widrow routines were successful in removing the normal background



noise of the signal but had trouble with the wind gusts. The adaptive lattice predictor appeared to have better response with moderate gusts, but the strong gust (near 3692 on the time axis) produced a large output signal from the predictor. Without further classification by the predictor, this signal would be interpreted as an intruder. The tests did show that the NSC800 can perform the algorithms adequately.

### CHAPTER V

### CONCLUSIONS

As a result of the evaluation of the NSC800 microprocessor, a low power, single board computer is now available to perform various signal processing applications. The computer can also be used for projects involving data acquisition and/or numerical computation. The available memory space on the board is more than adequate for most applications of a dedicated computer system. It would be desirable to have a signed hardware multiply/divide circuit in CMOS in order to increase the throughput of the system.

The NSC800 met up to the advertised operating specifications with the exception of wide operating voltage. The power supply range of 5 volts ± 10 percent will reduce the potential noise immunity of any CMOS system it is used in. Further decrease in system speed will result from the increased gate delays of standard CMOS devices operating at 5 volts rather than 10 volts. The NSC800 does have the advantage of using the Z80 instruction set, which is still a powerful instruction set when compared to other 8-bit microprocessors. Even with a system clock speed of 2.5 MHz, the NSC800 is capable of performing many useful tasks. The P<sup>2</sup>CMOS support logic is useful for high-speed, low-power logic applications and works well with the NSC800 in creating a fast computer system. It is hoped that National Semiconductor will continue development work with the NSC800 and eventually succeed in obtaining the full operational voltage range that was first promised.

The implementation of the two adaptive digital predictors was successful. The ALP algorithm appeared to performed better than the Widrow algorithm, but direct comparisons are not possible due to the lack of a moving average filter on the adaptive lattice predictor. The NSC800 is very capable as a digital processor for adaptive digital prediction. It appears to be an optimal solution for eight-bit digital signal processing applications. Once the unit price of the NSC800 decreases to a viable level, it would satisfy all the specifications of the 'ideal' digital processor CPU, as mentioned in Chapter I. Its use would then be highly encouraged.

## ACKNOWLEDGEMENTS

This work was sponsored and funded by the Base and Installation Security Systems Program Office, Electronics Systems Division of the Air Force Systems Command, Hanscom Air Force Base, MA 01731.

The author would like to thank Sandia Laboratories for their support of this project. Keith Summers is to be commended for the schematics prepared for this thesis. Myron Flickner and Fred Ratcliffe are to be thanked for their work in setting up the NOVA interface. Thanks are also extended to Earl Creel for relieving the author of his teaching duties during the preparation of the thesis and to Karen Ashmore for her moral support. Appreciation is also due to Dr. G. Simons and Dr D. H. Lenhert, who served as committee members. Finally, the author would like to thank Dr. M.S.P. Lucas who served as the author's major professor and provided a great deal of assistance.

### REFERENCES

- 1. N. Ahmed, et al., "On an Intrusion-Detection Approach via Adaptive Prediction", <u>IEEE Trans. on Aerospace</u> and <u>Electronics Systems</u>, Vol. AES-15, No. 3, pg 430, May 1979.
- 2. N. Ahmed and R. J. Fogler, "On an Adaptive Lattice Predictor and a Related Application.", <u>IEEE Circuits and Systems Magazine</u>, Vol. 1, No. 4, pg 17, May 1979.
- 3. D. J. Nickel, An Evaluation of Various Microprocessor

  Implementations of an Adaptive Digital Predictor for Intrusion

  Detection, A Master's Report, Kansas State University, 1979.
- 4. R. J. Hass, et al., "On a Microcomputer Implementation of an Intrusion-Detection Algorithm", <u>IEEE Trans. on ASSP</u>, Vol. ASSP-27, No. 6, pg 782, December 1979.
- 5. "NSC800 Microprocessor Family Handbook", National Semiconductor Corporation.
- 6. "Z80-CPU Assembly Language Programming Manual", Zilog Corporation.
- 7. B. Widrow, et al., "Stationary and Nonstationary Learning Characteristics of the Adaptive LMS Filter", <u>Proc. IEEE.</u> Vol. 64. p. 1151, August 1976.

## APPENDIX 1

# Z80 ASSEMBLER PROGRAM FOR THE WIDROW ADP WITH SOFTWARE MULTIPLY

This program is the Widrow LMS adaptive digital predictor which uses software multiply (WIDADP). It is essentially a copy of the listing created by Nickel [3] for his Master's report. Changes have been made in order to allow the program to run on the NSC800 SBC, which are:

- 1. All buffers and number storage has been relocated so that they start at 0400H rather than 4000H.
- 2. The location of the D/A and A/D converters have been changed to 1400H and 1402H respectively.

```
PASS I DONE
                                         SD SYSTEMS Z80 ASSEMBLER PAGE 0001
 ADDR CODE
                  STMT SOURCE STATEMENT
                  6601 FTHIS IS THE WIDROW ADAPTIVE DIGITAL
                  0002 PREDICTOR ALGORITHM DEVELOPED BY D. NICKEL
                  0003 FOR HIS MASTER'S THESIS. IT HAS BEEN SLIGHTLY
                  0004 ; MODIFIED FOR USE ON THE MSC800 SBC. THIS
                  0005 FINYOLVES MOVING THE RAM ADDRESSING IN THE
                  0006 ; PROGRAM TO 400H-7FFH. THE ADC IS LOCATED AT
                  0007 ;1402H AND THE GUTPUT PORT IS NOW THE DAG WHICH
                  0008 FIS LOCATED AT 1400H
                  0009 :
                  0010 ;
                                        INITIALIZATION
                  0011 WIDADP LD B.6CH ;SET UP ITERATION COUNTER
10000
       0660
20002
       AF
                  0012
                              XOR A
                                        :CLEAR A
10003
       216B04
                  0013
                              LD HL, 046BH ; LOAD HL WITH MEMORY POINTER
10006
                              LD (HL) +A FCLEAR MEMORY BYTE
       77
                  0014 L1
10007
                              DEC HL : DECREMENT HL
       2B
                  0015
                              DUNZ L1 ; DECREMENT ITERATION COUNTER
10008 10FC
                  0016
                  0017 $
                                       AND REPEAT IF > 0
1000A 31FF04
                  0018
                              LD SP,4FFH FINITIALIZE THE STACK POINTER.
                  0019 ;
                  0020 ;
                                         INPUT FROM AZD CONVERTER
1000D AF
                  0021 START
                             XOR A ; CLEAR A
1000E
       5F
                  0022
                              LD Lya ; CLEAR L
                              LD A+ (1402H) FINPUT SAMPLE FROM A/D
1000F
       3A0214
                  0023
40012
       47
                  0024
                              LD B.A : B=SAMPLE
10013
                              LD A>7FH ;A=MASK
       3E7F
                  0025
10015
                  0026
                              XOR B ; CONVERT SAMPLE TO 2/S COMPLEMENT FORM
       88
10016
                              LD HA TH-SAMPLE
                  0027
       67
                  0028
                              SRA H ;SCALE SAMPLE BY ARITHMETICALLY
10017
       CB2C
                              RR L SHIFTING RIGHT HL
40019 CB1D
                  9829
                  0030
                              LD (0420H) + HL | STORE F(M) IN MEMORY
1001B
       222004
                  0031 3
                  0032 ; COMPUTE G=SUM(K=1,16) F(M-K) +B(M,K)
                              LD HL,0000H ;CLEAR HL
4001E
      210000
                  0033
                              LD (0464H), HL ; CLEAR LOW ORDER 16 BITS OF 6
190021
       226404
                  0034
10024
                              LD (0466H), HL ; CLEAR HIGH ORDER 16 BITS OF G
       226604
                  0035
10027
      DD212204
                  0036
                              LD IX,0422H ; LOAD INDEX REG. X WITH ADDRESS
                                            OF L.O. BYTE OF B(M: 16)
                  0037 :
1002B FD210004
                 0038
                              LD IY,0400H ; LOAD INDEX REG.Y WITH ADDRESS
                                           OF L.O. BYTE OF F(M-16)
                  0039 $
1002F 0610
                              LD B+10H ;SET UP ITERATION COUNTER
                  0040
10031
       DD6E00
                  0041 SUM1
                              LB L, (IX+0H) $HL=B(M,K)
10034
       DD6601
                  0042
                              LD Ha (IX+1H)
                              I.D Es (IY+OH) IDE=F (M-k)
10037
       FDSE 00
                  0043
1003A
       FD5601
                  0044
                              LD D. (IY+1H)
4003D
       05
                  0045
                              PUSH BC : SAVE THE COUNTER
1003E CD00021
                              CALL MULT ; CALL THE MULTIPLY SUBROUTINE
                  0046
10041
                  0047
                              INC IX ; INCREMENT BUFFER POINTER
       DDS3
10043
                              INC IX
                  0048
       DDS3
10045
       FD23
                  0049
                              INC IY ; INCREMENT BUFFER POINTER
                              INC IY
10047
                  0050
       FD23
10049
       ED4B6404
                 0051
                              LD BC, (0464H) ; LOAD BC WITH L.O. 16 BITS
                  0052 ;
                                             OF G
10040
       EB
                  0053
                              EX DE, HL ; UPDATE L.O. 16 BITS OF A AND
1004E
       19
                  0054
                              ADD HL, BC ; STORE IN MEMORY
1004F
       226404
                  0055
                              LD (0464H) + HL
10052
       EB
                  0056
                              EX DE. HL ;
10053 ED4B6604
                 0057
                              LD BC, (0466H) ; LOAD BC WITH H.O. 16 BITS
```

OF G

0058 ;

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0002
ADDR
       CODE
                  STMT SOURCE STATEMENT
10057
       ED4A
                               ADC HL, BC ; UPDATE H. G. 16 BITS OF 5 AND
                  0059
10059
       226604
                  0060
                               LD (0466H), HL ISTURE IN MEMORY
1005C
                               POP BC FRETRIEVE COUNTER
       CI
                  0061
10050
       1002
                               DUNZ SUM1 ; DECREMENT COUNTER AND REPEAT IF >0
                  0062
                  0063 ;
                                    COMPUTE E(M) =F(M) -G
                  0064 ;
                  0065 ; NOTE: ENTER THIS ROUTINE WITH HL=G (H.O. 16 BITS)
4005F
       EB
                  0066
                               EX DE, HL ; DE=6 (H. C. 16 BITS)
10060
       292004
                               LD HL, (0420H) $HL=F(M)
                  0067
10063
       AF
                  0068
                               XOR A JOLEAR AJOLEAR CARRY
10064
       FD52
                  0069
                               SBC HL, DE ; HL=F(M)-G=E(M)
10066
       CBSC
                  0070
                               SRA H
                  0071
                               PR L
10068
       CB1D
1006A
                               SRA H
       CB2C
                  0072
10060
                  0073
                               RR L ; DIVIDE BY 2004 TO FORM
       CB1D
1006E
                               SRA H : HL=E(M)/2++4
                  0074
       CBSC
10070
       CBID
                  0075
                               RR L
                               SRA H
10072
       CBSC
                  0076
10074
       CBID
                  0077
                               RR L
                               LD (0462H) +HL FSTORE E(M) /2++4 IN MEMORY
10076
       226204
                  0078
                  0079 ;
                             UPDATE THE WEIGHTS B(M+1+K)=U+B(M+K)+V+E(M)+F(M-K)
                  0080 ;
                  0081 ; NOTE: ENTER THIS ROUTINE WITH V+E(M) =E(M) /2++4 IN HL.
10079
                               LD IX.0422H ; LOAD INDEX REG. X WITH THE ADDRESS
       DD212204
                  0082
                  0083 ;
                                             OF THE L.O. BYTE OF B(M-16)
0070
       FD210004
                               LD IY.0400H FLOAD INDEX REG. Y WITH THE ADDRESS
                  0084
                  0085 ;
                                             OF THE L.O. BYTE OF F(M-16)
                               LD (046AH) +HL :STORE Y+E(M) IN MEMORY
40081
       226A04
                  0086
                               LD B, 10H ; SET UP ITERATION COUNTER
10084
       0610
                  0087
10086
                  0088 L2
                               PUSH BC ; SAVE COUNTER
       C5
10087
       286A04
                  0089
                               LD HL, (046AH) ;HL=Y+E(M)
4008A
       FD5E00
                  0090
                               LD E, (IY+0H) ; DE=F (M-16)
40080
       FD5601
                  0091
                               LD Dy (IY+1H)
                               CALL MULT ; CALL MULTIPLY SUBPOUTINE
10090
       CD00021
                  0092
10093
       DD5E00
                  0093
                               LD E, (IX+OH) ; DE=B(M,K)
10096
                  0094
                               LD D. (IX+1H)
       DD5601
10099
       EB
                  0095
                               EX DE, HL
                               LD B+H (FORM B(M+K)/2++10
1009A
                  0096
       44
4009B
       40
                  0097
                               LD C+H
                               SRA C
4009C
       CB29
                  0098
1009E
       CBS9
                  0099
                               SRA C
                               XOR A ; CLEAR A
10000
       AF
                  0100
                  0101
                               RL B FROTATE M.S.B. INTO CARRY
100A1
       CB10
                               JR MC, L3 FILL B WITH SIGN BIT
100A3
       3001
                  0102
                               CPL
100A5
       25
                  0103
100A6
       47
                  0104 L3
                               LD B.A
                               XOR A JOLEAR A
400AZ
       AF
                  0105
400A8
       ED42
                  0106
                               SBC HL, BC ;HL=U+B(M,K)=B(M,K)+(1-2++10)
       ED5A
                               ADC HL, DE ;HL=B(M+1,K)
100AA
                  0107
                               LD (IX+OH), L ; STORE UPDATED B(M+1,K) IN MEMORY
100AC
       DD7500
                  0108
100AF
       DD7401
                  0109
                               LD (IX+1H) +H
                               INC IX FINCREMENT POINTERS
100B2
       DD23
                  0110
10084
       DD23
                  0111
                               INC IX
400B6
                               INC IY
       FD23
                  0112
100B8
       FD23
                  0113
                               INC IY
                               POP BC FRETRIEVE COUNTER
100BA
       C.1
                  0114
                               DJMZ.L2 ; DECREMENT COUNTER AND REPEAT IF > 0
< 0.0BB
       1009
                  0115
```

0116 ;

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0003
 ADDR CODE
                   STMT SOURCE STATEMENT
                              COMPUTE Q (M) = (1/16) +SUM (K=1:16) E(M-K)
                   0117 ;
COOBD
        294204
                   0118
                                LD HL (0442H) $HL=E(M-16) 116
10000
        EB
                   0119
                                EX DE, HL ; EXCHANGE DE AND HL
400C1
        286204
                   0120
                                LD HL = (0462H) ; HL = E (M) / 16
100C4
        AF
                   0121
                                XUR A : CLEAR A, CLEAR CARRY
10005
       ED52
                   0122
                                SBC HL, DE ;HL=(E(M)-E(M-16)/16
10007
       EB
                   0123
                               EX DE, HL ; EXCHANGE DE AND HL
10008
       286804
                   0124
                               LD HL, (0468H) | HL=OLD Q(M)
400CB
                                ADD HL, DE ; HL=NEW Q(M)
       19
                   0125
10000
        226804
                               LD (0468H), HL ISTORE NEW VALUE OF Q(M)
                   0126
                   0127 ;
                                                IN MEMORY
YOUCF
       54
                               LD D.H ; DE=HL=Q(M)
                   0128
400D0
       5D
                   0129
                               LD E,L
       0000021
400D1
                                CALL MULT FOALL THE MULTIPLY SUBROUTINE
                   0130
                   0131 ;
                                            TO FORM HL=Q(M) ++2/16++2
10004
                                SLA L
       C$25
                   0132
10006
       CB14
                   0133
                               RL H
40008
       CB25
                   0134
                                SLA L
400DA
                   0135
                                RL H
       CB14
COODE
                                SLA L ; MULTIPLY BY 16 TO FORM
       CB25
                   0136
                                RL H ; HL=Q(M) ++2/16
TOODE
       CB14
                   0137
00E0
        CB25
                   0138
                                SLA L
100E2
        CB14
                   0139
                                RL H
100E4
                   0140
        70
                               LD A.H
                               XOR 80H ; CONDITION FOR DAG.
100E5
       EE80
                   0141
                               LD (1400H) A FOUTPUT RESULT TO DAC
400E7
        320014
                   0142
                   0143 ;
                   0144 ; BLOCK MOVE OF E AND F BUFFERS
CODER
                   0145
                               LD DE>0442H :LDAD TARGET ADDRESS
       114204
                               LD HL,0444H ;LOAD SOURCE ADDRESS
COOED
                   0146
       214404
100F0
        012000
                   0147
                               LD BC+0020H ; LOAD NUMBER OF BYTES TO BE MOVED
                               LDIR ; BLOCK MOVE OF E BUFFER
100F3
                   0148
       EDBO
400F5
       110004
                   0149
                               LD DE>0400H ;LOAD TARGET ADDRESS
100F8
                   0150
                               LD HL,0402H ; LOAD SOURCE ADDRESS
        210204
                               LD BC,0020H ; LDAD NUMBER OF BYTES TO BE MOVED
400FB
        012000
                   0151
                               LDIR : BLOCK MOVE OF F BUFFER
COUFE
                   0152
       EDBO
                               JP START ; JUMP TO INPUT ROUTINE FROM A/D ROUTINE
                   0153
10100
       C30D001
                   0154 ;
                   0155 ; MULTIPLY SUBROUTINE
 >0200
                   0156
                               BRG 200H
0200 5C
                   0157 MULT
                               LD EsH ID=MPX & E=MPY
                   0158
                               XOR A JOLEAR A
40201
       AF
10202
        67
                   0159
                               LD HA FCLEAR H
10003
       6F
                   0160
                               LD LAA ICLEAR L
                               LD C.A ; CLEAR C
4020+
        4F
                   0161
                               LD B, 08H ; B=ITERATION COUNTER
10205
        0608
                   0162
                               BIT 7.D ;TEST SIGN OF MPX
10207
        CB7A
                   0163
                                JR MZ, ADJ1 ; IF MEGATIVE, GO TO ADJ1, ELSE CONTINUE
10209
       2018
                   0164
                               BIT 7.E ; TEST SIGH OF MPY
JR NZ.ADJ2 ; IF NEGATIVE, GO TO ADJ2 ELSE CONTINUE
                   0165 RET1
4050B
       CB7B
40200
        2018
                   0166
                                SRL D ; SHIFT RIGHT LOGICAL MPX
1020F
                   0167 RET2
        CB3A
                                JR NC, SKIP : TEST L.S.B OF MPX
1150
       3003
                   0168
                               IF 0+ GO TO SKIP
LD A+H :ELSE ADD MPY TO THE HIGH PART
                   0169 ;
10213
                   0170
        70
                                ADD A.E : OF THE RESULT
10214
                   0171
        93
10215
        67
                   0172
                               LD HOA
                                RR H SHIFT RIGHT HL
10216
       CBIC
                   0173 SKIP
```

RR L

0218

CB1D

0174

			SD SYSTEMS Z80 ASSEMBLER PAGE 0004
ADDR	CODE	STMT SOURCE	STATEMENT
1021A	10F3	0175 0176 ;	7.MZ.RET2 :DECREMENT ITERATION COUNTER AND REPEAT IF > 0
1021C 1021D	70 91 67	0177 0178 0179	LD A+H ;SUBTRACT CONTENTS OF FUDGE REGISTER SUB C ; FROM HIGH PART OF RESULT LD H+A
1021F 10220 10221	AF 57 5F	0180 0181 0182	XOR A LD D,A ;CLEAR DE LD E,A
0222	C9 7B	0183 0184 ADJ1	RET ; RETURN TO CALLING PROGRAM
10224	4B 18E4	0185 0186	LD C,E ; IF MPX < 0, ADD MPY TO FUDGE UR RET1
10227 10228 10229	82 4F 18 <b>E</b> 4	0187 ADJ2 0188 0189 0190	ADD A.D :IF MPY < 0. ADD MPX TO FUDGE LD C.A UR RET2 END

ERRORS=0000

#### APPENDIX 2

## Z80 ASSEMBLER PROGRAM FOR THE WIDROW ADP WITH HARDWARE MULTIPLY

This program executes the Widrow LMS adaptive digital predictor with hardware multiply (WADPHM). It is fuctionally identical to the original software multiply version given in Appendix 1. The hardware multiply driver subroutine exchanges data with the main routine in exactly the same manner as its software counterpart. Due to the hardware multiply, the subroutine executes twice as fast (70.5 microseconds as compared to 147.25 microseconds) as the software multiply. For details, refer to Chapter IV.

```
PASS 1 DONE
                                         SD SYSTEMS Z80 ASSEMBLER PAGE 0001
                  STMT SOURCE STATEMENT
 ADDR CODE
                  0001 FTHIS IS A MODIFICATION OF THE WIDROW ADAPTIVE
                  0002 FDIGITAL PREDICTOR ALGORITHM DEVELOPED BY D. MICKEL
                  0003 FOR HIS MASTER'S THESIS. IT HAS BEEN MODIFIED
                  0004 FOR USE ON THE NSC800 SBC WITH HARDWARE MULTIPLY.
                  0005 THE SOFTWARE MULTIPLY SUBROUTINE HAS BEEN REPLACED
                  0006 WITH A HARDWARE MULTIPLY DRIVER SUBROUTINE WHICH
                  0007 JUSES THE SAME DATA FORMAT AS THE ORIGINAL ROUTINE.
                  0008 JOTHER CHANGES IN THE ORIGINAL SOFTWARE INCLUDE
                  0009 ; MOVING THE RAM ADDRESSING OF THE BUFFERS
                  0010 ;TO 0400H-0468H. THE ADC IS LOCATED AT 1402H AND 0011 ;THE OUTPUT PORT IS HOW THE DAC WHICH IS LOCATED
                  0012 :AT 1400H.
                  0013 ;
                  0014 3
                                         INITIALIZATION
10000
                  0015 WADPHM LD A,00100000B ;SET MDU'S CONTROL REG. TO INDICATE
       3E20
                               LD (1003H) . A ; 2 UNITS ARE BEING USED. NO UNIT
10002 320310
                  0016
                                              OPERATION, SEQUENCE COUNTER, SHIFT
                  0017 ;
                                              RATE SELECTOR ARE RESET AT POWER-ON
                  0018 3
                  0019 ;
                                              RESET
                               LD B.6CH ; SET UP ITERATION COUNTER
10005
       0660
                  0020
10007
       AF
                  1500
                               XOR A
                                        CLEAR A
                               LD HL, 046BH ; LOAD HL WITH MEMORY POINTER
10008
       216804
                  0022
4000B
                  0023 Li
                               LD (HL) +A ICLEAR MEMORY BYTE
       77
                               DEC HL F DECREMENT HL
10000
       28
                  0024
<000D
       10FC
                  0025
                               DUNZ L1 ; DECREMENT ITERATION COUNTER
                                        AND REPEAT IF > 0
                  0026 $
                               LD SP, 04FFH ; INITIALIZE THE STACK POINTER.
1000F
       31FF04
                  0027
                  0028 ;
                  0029 ;
                                          INPUT FROM AND CONVERTER
0012
       AF
                  0030 START
                               XOR A FOLEAR A
40013
       6F
                  0031
                               LD L+A :CLEAR L
10014
       3A0214
                  0032
                               LD Ay (1402H) FINPUT SAMPLE FROM A/D
10017
       47
                  0033
                               LD B.A ; B=SAMPLE
10018
       3E7F
                  0034
                               LD A,7FH : A=MASK
                               XOR B FOONVERT SAMPLE TO 31S COMPLEMENT FORM
1001R
       8A
                  0035
4001B
       67
                  0036
                               LD HAR THESAMPLE
                               SRA H : SCALE SAMPLE BY ARITHMETICALLY
4001C
       CBSC
                  0037
                               RR L ; SHIFTING RIGHT HL
1001E
       CB1D
                  0038
                               LD (0420H) . HL ; STORE F(M) IN MEMORY
10020
       222004
                  0039
                  0040 ;
                  0041 ; COMPUTE 6=SUM(K=1,16) F(M-K)+B(M,K)
                               LD HL,0000H ;CLEAR HL
< 0.023
       210000
                  0042.
                               LD (0464H) +HL : CLEAR LOW ORDER 16 BITS OF 6
40026
       226404
                  0043
                  0044
                               LD (0466H) +HL ;CLEAR HIGH ORDER 16 BITS OF G
0029
       226604
                  0045
                               LD IX.0422H ;LOAD INDEX REG. X WITH ADDRESS
10020
       DD212204
                  0046 ;
                                             OF L.O. BYTE OF B(M+16)
                               LD IY.0400H ; LOAD INDEX REG.Y WITH ADDRESS
10030 FD210004
                  0047
                                             OF L.O. BYTE OF F(M-16)
                  0048 ;
                               LD B. 10H :SET UP ITERATION COUNTER
40034
                  0049
       0610
10036
       DD6E00
                  0050 SUM1
                               LD L, (IX+0H) ;HL=B(M,K)
10039
                  0051
                               LD Hy (IX+1H)
       DD6601
10030
       FDSE00
                  0052
                               LD E+ (IY+0H) ; DE=F(M-K)
4003F
       FD5601
                  0053
                               LD D, (IY+1H)
                               PUSH BC ; SAVE THE COUNTER
10042
       C5
                  0054
10043
       CD00021
                  0055
                               CALL MULT : CALL THE MULTIPLY SUBROUTINE
                               INC IX SINCREMENT BUFFER POINTER INC IX
                  0056
0046
       DD23
10048
                  0057
       DDS3
```

INC IY ; INCREMENT BUFFER POINTER

1004A FD23

0058

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0002
ADDR CODE
                  STMT SOURCE STATEMENT
1004C
       FD23
                  0059
                               INC IY
                               LD BC, (0464H) ; LOAD BC WITH L.O. 16 BITS
1004E
       ED4B6404
                  0060
                  0061 3
                                               OF G
                               EX DE, HL ; UPDATE L.O. 16 BITS OF A AND
10052
       EB
                  0062
0053
       09
                  0063
                               ADD HL, BC ; STORE IN MEMORY
                               LD (0464H) +HL
10054
       226404
                  0064
10057
       EB
                  0065
                               EX DE, HL ;
                               LD BC, (0466H) ; LDAD BC WITH H.O. 16 BITS
0058
       ED4B6604
                  0066
                  0067 ;
                                               OF G
                               ADC HL, BC ; UPDATE H. O. 16 BITS OF 6 AND
1005C
       ED4A
                  0068
1005E
       226604
                  0069
                               LD (0466H) +HL :STORE IN MEMORY
                               POP BC : RETRIEVE COUNTER
10061
       CI
                  0070
                  0071
                               DUNZ SUM1 ; DECREMENT COUNTER AND REPEAT IF >0
10062
       1002
                  0072 3
                  0073 ;
                                   COMPUTE E(M) =F(M) -6
                  0074 ; NOTE: ENTER THIS ROUTINE WITH HL=5 (H.O. 16 BITS)
                  0075
10064
       EB
                               EX DE,HL : DE=5 (H.O. 16 BITS)
                               LD HL, (0420H) ;HL=F(M)
                  0076
0065
       292004
                  0077
                               XOR A FOLEAR A-CLEAR CARRY
10068
       HF
                               SBC HL.DE :HL=F(M)-G=E(M)
10069
       ED52
                  0078
1006B
                  0079
                               SRA H
       CBSC
                               RR L
4006D
       CB1D
                  0080
                               SRA H
1006F
       CBSC
                  0081
                               RR L ; DIVIDE BY 2004 TO FORM
170071
       CBID
                  0082
                               SRA H ; HL=E (M) /2++4
10073
       CB2C
                  0083
                               RR L
0075
                  0084
       CBID
40077
                  0085
                               SRA H
       CBSC
                               RR L
40079
                  0086
       CBID
                               LD (0462H) +HL ;STORE E(M)/2++4 IN MEMORY
10078
       226204
                  0087
                  0088 ;
                             UPDATE THE WEIGHTS B (M+1,K) =U+B (M,K)+V+E (M)+F (M-K)
                  0089
                  0090 :NOTE: ENTER THIS ROUTINE WITH V+E(M) =E(M) /2++4 IN HL.
                               LD IX,0422H ; LOAD INDEX REG. X WITH THE ADDRESS
1007E DD212204
                  0091
                                             OF THE L.O. BYTE OF B(M.16)
                  0092
                               LD IY.0400H :LOAD INDEX REG. Y WITH THE ADDRESS
                  0093
40082 FD210004
                                             OF THE L.O. BYTE OF F(M-16)
                  0094 ;
                               LD (0468H) . HL ;STORE V+E(M) IN MEMORY
                  0095
40086
       226A04
                               LD B, 10H ; SET UP ITERATION COUNTER
40089
                  0096
       0610
                               PUSH BC : SAVE COUNTER
4008B
       05
                  0097 L2
                               LD HL; (046AH) ;HL=V+E(M)
       286A04
                  0098
10080
                               LD E, (IY+0H) ; DE=F (M-16)
                  0099
1008F
       FD5E00
0092
       FD5601
                  0100
                               LD Dy (IY+1H)
                               CALL MULT ; CALL MULTIPLY SUBPOUTINE
10095
       CD00021
                  0101
                               LD Ex (IX+0H) | DE=B (MxK)
                  0102
10098
       DD5E00
                               LB D. (IX+1H)
009B
       DD5601
                  0103
4009E
                  0104
                               EX DE, HL
       EB
                               LD B.H :FORM B(M.K) /2++10
       44
                  0105
1009F
                               LB C.H
10080
       40
                  0106
                               SRA C
10081
       CB29
                  0107
                               SRA C
400A3
       CB29
                  0108
                               XOR A (CLEAR A
100A5
       AF
                  0109
                               RL B : ROTATE M.S.B. INTO CARRY
100A6
       CB10
                  0110
                               UR NO, L3 FILL B WITH SIGN BIT
400A8
       3001
                  0111
                               CPL
100AA
       SE
                  0112
                               LD B.A
400AB
       47
                  0113 L3
                               XOR A FOLEAR A
100AC
       8F
                  0114
                               SBC HL,BC ;HL=U+B(M,K)=B(M,K)+(1-2++10)
CODED
       ED42
                  0115
                               ADC HL, DE ;HL=B(M+1,K)
100AF
       ED5A
                  0116
```

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0003
 ADDR CODE
                  STMT SOURCE STATEMENT
'00B1
       DD7500
                  0117
                              LD (IX+0H), L ; STORE UPDATED B(M+1, K) IN MEMORY
100B4
       DD7491
                              LB (IX+1H)+H
                  0118
100B7
                               INC IX ; INCREMENT POINTERS
       DD23
                  0119
100B9
                  0120
                               INC IX
       DD23
                              INC IY
100BB
       FD23
                  0121
400BD
       FD23
                  0122
                               INC IY
                              POP BC : RETRIEVE COUNTER
100BF
                  0123
       C.1
10000
      1009
                  0124
                               DUNZ, L2 | DECREMENT COUNTER AND REPEAT IF > 0
                  0125 ;
                  0126 ;
                             COMPUTE Q(M) = (1/16) +SUM(K=1+16) E(M-K)
< 0.0CS
       294204
                              LD HL, (0442H) | HL=E(M-16)/16
                  0127
10005
       EB
                  0128
                              EX DE, HL ; EXCHANGE DE AND HL
10006
                  0129
                              LD HL + (0462H) +HL=E (M) /16
       286204
                              XOR A JCLEAR A+ CLEAR CARRY
10009
       AF
                  0130
100CA
       ED52
                  0131
                              SBC HL, DE ; HL=(E(M)-E(M-16)/16
10000
       EB
                  0132
                              EX DE, HL ; EXCHANGE DE AND HL
                              LD HL, (0468H) ; HL=OLD Q(M)
COOCD
       286804
                  0133
00D0
       19
                  0134
                              ADD HL, DE : HL=NEW Q (M)
                              LD (0468H) +HL :STORE NEW VALUE OF Q(M)
10001
                  0135
       226804
                  0136 ;
                                              IN MEMORY
00D4
       54
                  0137
                              LD D.H ; DE=HL=Q (M)
400D5
       50
                              LD E,L
                  0138
                              CALL MULT ; CALL THE MULTIPLY SUBROUTINE
       CD00021
10006
                  0139
                  0140 ;
                                          TO FORM HL=Q(M) ++2/16++2
10009
                              SLA L
       CB25
                  0141
COODB
       CB14
                  0142
                              RL H
                              SLA L
400DD
                  0143
       CB25
100DF
                  0144
                              RL H
       CB14
                  0145
                              SLA L ; MULTIPLY BY 16 TO FORM
100E1
      CB25
100E3
                  0146
                              RL H ; HL=Q(M) ++2/16
       CB14
                              SLA L
100E5
                  0147
       CB25
                  0148
                              RL H
100E7
       CB14
                              LD A>H
                  0149
400E9
       70
                              XOR BOH : CONDITION DATA FOR DAC.
100EA
       EE80
                  0150
                              LD (1400H) A JOUTPUT RESULT TO DAC
                  0151
400EC
       320014
                  0152 ;
                  0153 ; BLOCK MOVE OF E AND F BUFFERS
                              LD DE,0442H :LOAD TARGET ADDRESS
100EF
       114204
                  0154
       214404
                  0155
                              LD HL, 0444H ; LOAD SOURCE ADDRESS
100F2
                              LD BC,0020H ; LOAD NUMBER OF BYTES TO BE MOVED
100F5
       012000
                  0156
                              LDIR ; BLOCK MOVE OF E BUFFER
100F8
                  0157
       EDBO
                              LD DE,0400H ; LOAD TARGET ADDRESS
'OUFA
                  0158
       110004
                              LD HL,0402H ; LOAD SOURCE ADDRESS
                  0159
100FD
       210204
                               LD BC. 0020H FLOAD NUMBER OF BYTES TO BE MOVED
       012000
                  0160
10100
                               LDIR ; BLOCK MOVE OF F BUFFER
                  0161
40103 EDB0
                               JP START ; JUMP TO INPUT ROUTINE FROM A/D ROUTINE
                  0162
10105 C312001
                  0163 ;
                  0164 ; MULTIPLY SUBROUTINE
                  0165
                               OR6 200H
 >0200
                               XOR A :CLEAR A : D=MPX, H=MPY
10200 AF
                  0166 MULT
                               LD C.A
0201
       4F
                  0167
                               BIT 7.D :TEST SIGN OF MPX
40202 CB7A
                  0168
                               UR MZ,ADJ1 ; IF MEGATIVE, GO TO ADJ1, ELSE CONTINUE
10204
       2030
                  0169
                               BIT 7.H ; TEST SIGN OF MPY
       CB7C
                  0170 RET1
10206
                               UR NZ, ADUS : IF MEGATIVE, GO TO ADUS ELSE CONTINUE
10208
       2030
                  0171
                               LD A.01100100B : RESET SEQUENCE COUNTER, REG. Z
                  0172 RET2
1020A
       3E64
                              LD (1003H) A SAND MAKE NO OPERATION.
10200
       320310
                  0173
                               LD A.D : PUT OPERAND IN UPPER X REG. .
1020F
```

78

0174

#### SD SYSTEMS Z80 ASSEMBLER PAGE 0004 ADDR CODE STMT SQURCE STATEMENT 0210 320010 LD (1000H) > A 0175 10213 XOR A JOLEAR LOWER X REG. . AF 0176 10214 320010 LD (1000H) >A 0177 LD A,H ; PUT OPERATOR IN UPPER Z REG. . 10217 70 0178 10218 320110 0179 LD (1001H), A ; LOWER Z REG. IS ALREADY CLEAR. LD A.69H FRESET SEQUENCE COUNTER, CLEAR Y REG. 4021B 3E69 0180 0210 320310 0181 LD (1003H) +A ; AND START MULTIPLY. 10220 MOP nn 0182 19221 00 0183 NOP 0555 MOP 00 0184 10223 00 0185 HOP ; WAIT FOR MULTIPLY TO FINISH. 10224 MOP 00 0186 10225 NOP 00 0187 10226 NOP 00 0188 10227 3A0210 0189 LD A+ (1002H) | LOAD HIGH BYTE OF RESULT 0190 LD HAR 1022A 67 FIN H REG. . 022B LD A. (1002H) FLOAD NEXT HIGH BYTE OF RESULT 3A0210 0191 1055E LD L.A ; INTO L REG. . LD A.H ; SUBTRACT CONTENTS OF FUDGE REGISTER 6F 0192 70 0193 022F 10230 91 0194 SUB C ; FROM HIGH PART OF RESULT 40231 0195 LD HA 67 10535 AF 0196 XDR A 10233 57 0197 LD D.A ;CLEAR DE 5F 10234 0198 LD EAR 10235 C9 0199 RET FRETURN TO CALLING PROGRAM 10236 1LGA 0050 70 LD A+H LD C.H ; IF MPX < 0, ADD MPY TO FUDGE 10237 4C 1020 JR RETI 10238 1800 0202 4023A 82 SLUA EDS ADD A,D ; IF MPY < 0, ADD MPX TO FUDGE

LD C.A

JR RETZ

ERRORS=0000

4F

1800

4050

0205

0206

4023B

10230

#### APPENDIX 3

# Z80 ASSEMBLY PROGRAM LISTING FOR THE ADAPTIVE LATTICE PREDICTOR

### Memory Organization

Location	Contents	Location	Contents
0400 HEX	e(1) low	0434	w1(9) low
0401	e(1) high	0435	wl(9) high
0402	e(2) low	0436	k(1) low
0403	e(2) high	0437	k(1) high
•	•	0438	k(2) low
•	•	0439	k(2) high
•	(4)	•:	•
0410	e(9) low		80
0411	e(9) high	•	
0412	w(1) low	0444	k(8) low
0413	w(1) high	0445	k(8) high
0414	w(2) low	0446	v(1) low
0415	w(2) high	0447	v(1) high
•	•	0448	v(2) low
•	10.	0449	v(2) high
•	water and the control of the control	•	•
0422	w(9) low		•
0423	w(9) high		9
0424	wl(1) low	•	, , , <del>,</del>
0425	wl(1) high	0454	v(8) low
•		0455	v(8) high
	4		
•	•		

In order to follow the floating point arithmetic operations in this program, a standard discriptive notation has been included. In the general form it is given as (S/I/F), where the variables describe the number of sign, integer, and fraction bit respectively. One is referred to "A Block Floating-Point Notation for Signal Processes" (SAND79-1823) by James E. Simpson for details.

```
PASS 1 DONE
```

#### SD SYSTEMS Z80 ASSEMBLER PAGE 0001

```
ADDR CODE
                 STMT SOURCE STATEMENT
                            LATZ80 15 AM ADAPTIVE LATTICE PREDICTOR PROGRAM
                 0001 :
                 0002 JURITTEN IN 280 ASSEMBLY LANGUAGE FOR THE MSC800 SBC.
                 0003 ; THE ROUTINE IS SET UP WITH AN EIGHT-STAGE LATTICE.
                 0004 ; INPUT DATA IS BROUGHT IN THROUGH THE 12-BIT ADC AND
                 0005 ; THEN CONDITIONED BY SOFTWARE FOR USE IN THE ALGORITHM.
                 9006 FALL MATHEMATICAL OPERATIONS OF THE LATTICE PROGRAM ARE
                 0007 ; DONE IN FIXED-POINT INTEGER ARITHMETIC WITH A SIXTEEN
                 0008 ; BIT WORD. MULTIPLICATION AND DIVISION OPERATIONS ARE
                 0009 ; SIGNED BUT ARE DONE IN HARDWARE ON A CDP1855 MDU.
                                                                            IT
                 0010 PERFORMS UNSIGNED MULTIPLICATIONS AND DIVISIONS HENCE.
                 0011 ; TWO HARDWARE DRIVER ROUTINES ARE NEEDED TO CONVERT THE
                 0012 ;SIGHED HUMBERS TO UNSIGNED HUMBERS AND BACK WHEN THESE
                 0013 COPERATIONS ARE DONE. THE OUTPUT OF THE LATTICE FILTER
                 0014 ; IS SENT TO THE 8-BIT DAC FOR COMPARISON TO THE GRIGINAL
                 0015 ;SIGNAL.
                 0016 ;
                 0017 ; INITIALIZATION OF THE MDU, POINTERS, REGISTERS, AND
                 0018 ; ARRAYS. THE PROGRAM STARTS AT THIS POINT UPON RESET.
                 0019 ;
                              DRG 0000H
>0000
                 0020
                 0021 LATZ80 LD A+00100000B ;SET MDU'S CONTROL REG. TO INDICATE
10000 3E20
10002 320310
                              LD (1003H),A;
                                             2 UNITS ARE BEING USED. NO UNIT
                 0022
                                              OPERATION, SEQUENCE COUNTER, SHIFT
                 0023 3
                                              RATE SELECTOR ARE RESET AT POWER-
                 0024 ;
                 0025 ;
                                              ON RESET.
10005
                              LD B.56H ; SET UP ITERATION COUNTER.
       0656
                 0026
10007
                              XOR A
                                          CLEAR A.
       AF
                 0027
       215504
                              LD HL, 0455H ; LOAD HL WITH MEMORY POINTER.
10008
                 0028
                              LD (HL), A ; CLEAR A MEMORY BYTE.
                 0029 L1
4000B
       77
10000
       23
                 0030
                              DEC HL
                                       DECREMENT HL.
40000
      10FC
                              DUNZ L1 : DECREMENT ITERATION COUNTER AND REPEAT
                 0031
                 0032 ;
                                       IF > 0
CODDE
                             LD SP-04FFH FINITIALIZE THE STACK POINTER AND
      31FFN4
                 0033
40012 FD210010
                 0034
                             LD 14,1000H SPOINTER FOR MDU REGISTERS.
                 0035 ;
                 0036 ; INITIALIZATION OF THE ARRAY POINTER AND STAGE LOOP
                 0037 ; COUNTER. THIS IS THE START OF THE LATTICE ROUTINE.
                 0038 ;
10016 DD210004
                 0039 LSTART LD IX,0400H ; INITIALIZE POINTER FOR FORWARD
                                           PREDICTION ERROR ARRAY.
                 0040 3
                             LD 8+08H ; INITIALIZE STAGE LOCP COUNTER.
10018
       0608
                 0041
                             LD HL, (1401H) ; LDAD HL WITH SAMPLE FROM ADC.
4001C
       280114
                 0042
001F
       70
                 0043
                             LD A,L
                              CPL
10020
      2F
                 0044
1200
       6F
                 0045
                              LD LA
                              LD A+H : CONVERT DATA TWO 2'S COMPLEMENT FORM.
10022
       7C
                 0046
< 0.053
       EE7F
                 0047
                              XDR 7FH
                 0048
                             LD H+A ; INPUT HOW IN FORM (1/0/11)
40025
       67
                              SRA H ; SCALE SAMPLE BY ARITHMETICALLY
10026
       CB2C
                 11149
                              RR L SCHIFTING RIGHT HL. (2/0/11)
0028
                 0050
       CB1D
                              LD (IX+00H), L ; PLACE SAMPLE IN FORWARD PREDICTION
4002A
       DD7500
                 0051
                             LD (IX+01H),H ;ERROR ARRAY LOCATION ZERO. (2/0/14)
40020
       DD7401
                 0052
                             LD (IX+12H), L ; PLACE SAMPLE IN BACKWARD PREDICTION
10030
       DD7512
                 0053
10033 DD7413
                 0054
                              LD (IX+13H), H ; ERPOR ARRAY LOCATION ZERO. (2/0/14)
                 0055 }
                 0056 ; THE LATTICE STAGE LOOP STARTS HERE
                 0057 | CALCULATION OF E(J+1) = E(J) - K(J)+W1(J)
```

0058 ;

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0002
                  STHT SOURCE STATEMENT
ADDR
       CODE
                  0059 STGLOP PUSH BC ; SAVE STAGE COUNTER.
10036
       05
                              LD L+(IX+36H) ; LOAD LATTICE COEFFICIENT INTO
10037
       DD6E36
                  0060
                              LD H, (IX+37H) ; THE HL REGISTER. (2/0/14)
10038
       DD6637
                  0061
4003D
       DD5E24
                  0062
                              LD E, (IX+24H) ; LOAD BACKWARD PREDICTION ERROR OF
                              LD D. (IX+25H) ; LAST ITERATION INTO DE REGISTER.
10040
       DD5625
                  0063
                                                (2/0/14)
                  0064 3
10043
       CDOOOS
                  0065
                              CALL MULT ; MULTIPLY THE TWO VALUES TOGETHER.
                                          (4/0/12)
                  0066 ;
                              SLA L
10046
       CB25
                  0067
10048
                  0068
                              RL H
       CB14
                              SLA L
10048
       CB25
                  0069
                                     SCALE THE RESULT. (2/0/14)
1004C
       CB14
                  0070
1004E
                              EX DE, HL ; MOVE RESULT TO DE REGISTER.
       FB
                  0071
                  0072
                              LD L, (IX+00H) ; LOAD FORWARD PREDICTION ERROR
004F
       DD6E00
                              LD H+ (IX+01H) ; INTO HL REGISTER. (2/0/14)
10052
       DD6601
                  0073
10055
                  0074
                              SCF
       37
                              CCF ; CLEAR THE CARRY FLAG.
10056
                  0075
       3F
       ED52
                  0076
                              SBC HL, DE ; THIS OBTAINS THE DESIRED RESULT.
10057
                              LD (IX+02H) . L :STORE RESULT IN NEXT CELL OF THE
       DD7502
10059
                  0077
                              LD (IX+03H) + H FORWARD PREDICTION ERROR ARRAY.
10050
       DD7403
                  0078
                                               (2/0/14)
                  0079 :
                  0080 FCALCULATTION OF W(J+1) = W1(J) - K(J) +E(J)
                  0081 ;
                              LD L, (IX+36H) ; LOAD LATTICE COEFFICIENT INTO
1005F
       DD6E36
                  0082
                              LD Hy (IX+37H) FTHE HL REGISTER. (2/0/14)
10062
       DD6637
                  0083
                              LD E. (IX+00H) ; LOAD THE FORWARD PREDICTOR ERROR
10065
       DD5E00
                  0084
                              LD D, (IX+01H) ; VALUE IN THE DE REGISTER. (2/0/14)
10068
                  0085
       DD5601
                              CALL MULT ; MULTIPLY THE TWO VALUES TOGETHER.
1006B
       CD00021
                  0086
                  0087 ;
                                           (4/0/12)
1006E
       CB25
                  8800
                              SLA L
10070
                  0089
                              RL H
       CB14
10072
       CB25
                  0090
                              SLA L
                              RL H ; SCALE THE RESULT. (2/0/14)
0074
                  0091
       CB14
                              EX DE, HL ; MOVE RESULT TO DE REGISTER.
10076
                  2000
       EB
                              LD L, (IX+24H) ; LOAD BACKWARD PREDICTION ERROR OF
40077
       DD6E24
                  0093
                              LD H. (IX+25H) ; LAST ITERATION INTO HL REGISTER.
                  0094
007B
       DD6625
                                        (2/0/14)
                  0095
                              SCF ;
10070
       37
                              CCF ; CLEAR THE CARRY FLAG.
1007E
       3F
                  0096
                              SBC HL, DE ; THIS OBTAINS THE DESIRED RESULT.
1007F
                  0097
       ED52
                              LD (IX+14H) , L ; STORE RESULT IN HEXT CELL OF THE
19081
       DD7514
                  0098
                              LD (IX+15H) + H ; BACKWARD PREDICTION ERROR ARRAY.
10084
                  0099
       DD7415
                                                  (2/9/14)
                  0100 ;
                  0101 THE FOLLOWING ROUTINE CALCULATES
                  0102 ; V(J) = BETA+V(J) + BETA1+( E(J)+E(J) + W1(J)+W1(J) ]
                  0103 }
                              LD L, (IX+00H) ; LOAD FORWARD PREDICTION ERROR
0087
       DD6E00
                  0104
                              LD H. (IX+01H) FINTO THE HL REGISTER. (2/0/14)
1008A
       DD6601
                  0105
4008D
       5D
                  0106
                              LD E,L
                               LD D.H ; ALSO PUT IT IN THE DE REGISTER. (2/0/14)
4008E
                  0107
                               CALL MULT ; OBTAIN E(J) +E(J). (4/0/12)
       CD00021
                  0108
1008F
                              PUSH HL ; SAYE RESULT UNTIL LATER.
10092
                  0109
       E5
                              LD Ly (IX+24H) (LOAD BACKWARD PREDICTION ERROR OF
40093
                  0110
       DD6E24
                              LD H. (IX+25H) THE LAST ITERATION IN HL REGISTER.
10096
       DD6625
                  0111
                                              (2/0/14)
10099
                  0112
                              LD E,L 3
       5D
                              LD D.H ; ALSO PLACE IT IN THE DE REGISTER. (2/0/14)
1009A
       54
                  0113
                               CALL MULT : OBTAIN WI(J) +WI(J). (4/0/12)
4009B
       CD00021
                  0114
                              POP DE FRETRIEVE V(J) +V(J). (4/0/12)
1009E D1
                  0115
                              ADD HL, DE ; CBTAINS ( E(J) +E(J) + W1(J) +W1(J) ]
1009F
       19
                  0116
```

## SD SYSTEMS Z80 ASSEMBLER PAGE 0003

```
ADDR
      CODE
                 STMT SOURCE STATEMENT
100A0
       CB25
                  0117
                              SLA L >
                                          (4/0/12)
2800°
       CB14
                  0118
                              RL H
100A4
       CB25
                  0119
                              SLA L
                              RL H | SCALE RESULT. (2/0/14)
100A6
       CB14
                  0120
10088
       EB
                              EX DE, HL ; PLACE RESULT IN DE REGISTER. (2/0/14)
                  0121
                              LD HL, (BETA1) ; LOAD BETA1 INTO HL REGISTER.
       2A3C011
10009
                  0122
                  0123 3
                                                (1/0/15)
COORC
                              CALL MULT :GETS BETAI+[ E(J)+E(J) + W1(J)+W1(J) 1.
       CD00021
                  0124
                              PUSH HL ; SAVE RESULT FOR LATER USE. (3/0/13)
100AF
       E5
                  0125
                              LD E+ (IX+46H) ; LOAD YARIANCE TERM
10080
       DD5E46
                  0126
                              LD D. (IX+47H) ; INTO DE REGISTER. (2/0/14)
100B3
       DD5647
                  0127
                              LD HL, (BETA) ; LOAD BETA INTO HL REGISTER. (1/0/15)
       2A3A01 1
00B6
                  0128
                              CALL MULT JOBTAIN BETA+Y(J). (3/0/13)
100B9
       0000021
                  0129
100BC
                              POP DE FRETRIEVE PREVIOUSLY CALCULATED TERM.
       D1
                  0130
                                       (3/0/13)
                  0131 ;
                              ADD HL, DE ; OBTAINS FINAL RESULT. (3/0/13)
COBD
       19
                  0132
COORE
       CB25
                  0133
                              SLA L
                              RL H ; ADJUST RESULT. (2/0/14)
10000
       CB14
                  0134
      DD7546
                              LD (IX+46H), L :PUT FINAL RESULT
10002
                  0135
                              LD (IX+47H) +H FIN VARIANCE ARRAY. (2/0/14)
10005
      DD7447
                  0136
                  0137 }
                  0138 ; THIS ROUTINE CALCULATES THE FILTER COEFFICIENT FOR
                  0139 ; THIS STAGE OF THE LATTICE FILTER.
                  0140 ;K(J) = K(J) + ALPHA+[ E(J+1)+W1(J) + E(J)+W(J+1) ]/Y(J)
                  0141 FFIRST, DETERMINE IF THE VARIANCE HAS BECOME TOO SMALL,
                  0142 ; I.E., LESS THAN EPSILON. V(J) IS IN THE HL REGISTER.
                  0143 ;
                              EX DE, HL ; PLACE V(J) IN THE DE RESISTER. (2/0/14)
10008
                  0144
      ER
10009
       2A3E01
                  0145
                              LD HL, (EPSLN) FLOAD EPSILON INTO HL REGISTER.
                              SCF ; (2/0/14)
0000
       37
                  0146
                              CCF : CLEAR CARRY FLAG.
00CD
       3F
                  0147
00CE
      ED52
                              SBC HL, DE FFIND EPSILON - VOJO.
                  0148
                              LD HL,0000H ;SET COEFF. ADJUST TO ZERO. (2/0/14)
       210000
OGGO
                  0149
                  0150
                              UP P TOOLOW ; EPSILON? IF SO, SKIP CALCULATION.
0003
      F20B011
                              LD L, (IX+00H) ; LOAD E(J) IN HE REGISTER.
                  0151
0006
       DD6E00
0009
       DD6601
                  0152
                              LD Hy (IX+01H) ;
                                                (2/0/14)
                              LD Ex (IX+14H) JLOAD W(J+1) IN DE REGISTER.
CODE
       DD5E14
                  0153
                              LD D, (IX+15H) ; (2/0/14)
100DF
                  0154
      DD5615
                              CALL MULT SOBTAIN E(J)+W(J+1). (4/0/12)
100E2
       CD00021
                  0155
                              PUSH HL ISAVE RESULT FOR LATER USE.
100E5
      E5
                  0156
                              LD L, (IX+24H) ; LOAD WI(J) IN HL REGISTER. (2/0/14)
00E6
       DD6E24
                  0157
190E9
       006685
                  0158
                              LD H+ (IX+25H)
                              LD E+(IX+02H) LOAD E(J+1) IN DE REGISTER. (2/0/14)
COOEC
       DD5E02
                  0159
100EF
       DD5603
                  0160
                              LD D. (IX+03H)
                              CALL MULT ; BBTAIN E(J+1) +W1(J). (4/0/12)
00F2
       0000021
                  0161
                              POP DE ; RETRIEVE PRIOR RESULT. (4/0/12)
400F5 D1
                  0162
400F6
                              ADD HL, DE ; CBTAIN E(U+1) + HI(U) + E(U) + H(U+1).
      19
                  0163
                  0164 5
                                            (4/0/12)
                              LD E, (IX+46H) ; LOAD V(J) IN DE REGISTER. (2/0/14)
400FZ
       DD5E46
                  0165
100FA
                              LD D+ (IX+47H)
      DD5647
                  0166
                              CALL DIVIDE ; [ E(J+1) +W1(J) + E(J) +W(J+1) ]/Y(J).
100FD CD80021
                  0167
                  0168 ;
                                              (2/0/14)
                              EX DE, HL ; PUT QUOTIENT IN DE REGISTER. (2/0/14)
10100 FB
                  0169
                              LD HL, (ALPHA) (LOAD ALPHA IN HL RESISTER. (1/0/15)
0101
       2838014
                  0170
                              CALL MULT GOBTAIN K(J) MODIFIER. (3/0/13)
0104
       0000021
                  0171
10107
       CB25
                  0172
                              SLA L
                              RL H ; RESCALE THE RESULT.
                                                          (270714)
10109
      CB14
                  0173
                 0174 TOOLOW LD E, (IX+36H) ; LOAD LATTICE FILTER CUEFFICIENT
~010B DD5E36
```

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0004
 ADDR CODE
                  STHT SOURCE STATEMENT
1010E
       DD5637
                  0175
                              LD D, (IX+37H) FINTO THE DE REGISTER. (2/0/14)
0111
       19
                  0176
                              ADD HL-DE JOBTAIN NEW LATTICE FILTER CONSTANT.
10112
       DD7536
                  0177
                              LD (IX+36H).L ;STORE NEW FILTER CONSTANT
0115
      DD7437
                  0178
                              LD (IX+37H)+H ; IN FILTER CONSTANT ARRAY. (2/0/14)
                  0179 %
                  0180 SUPDATE THE BACKWARD PREDICTOR ERROR ARRAY FOR THE LAST
                  0181 FITERATION WITH THE VALUE OBTAINED IN THIS ITERATION.
                  0182 ;
0118
       DD6E12
                  0183
                              LD L>(IX+12H) ; LOAD BACKWARD PREDICTION ERROR FOR
1011B
                              LD H. (IX+13H) ; THIS ITERATION IN THE HL REGISTER.
       DD6613
                  0184
                                                 (2/0/14)
                  0185 }
011E
       DD7524
                              LD (IX+24H), L ; STORE IN ARRAY CELL OF BACKWARD
                  0136
                              LD (IX+25H), H ; PREDICTION ERROR OF LAST ITERATION.
0121
       DD7425
                  0187
                  0188 :
                                                (2/0/14)
                              POP BC FRESTORE STAGE COUNTER.
10124 C1
                  0189
                  0190 ;
                  0191 FCHECK FOR COMPLETION OF STAGES. IF SO, OUTPUT THE
                  0192 FORWARD PREDICTION ERROR TO THE DAC (HIGH 8 BITS).
                  0193 ;
10125
       DD23
                  0194
                              INC IX
                              INC IX POINT TO NEXT STAGE OF LATTICE.
0127
       DD23
                  0195
10129
                  0196
                              DEC B
       05
                              JP NZ STGLOP ; IF NOT DONE, GO TO NEXT STAGE.
1012A
       0236001
                  0197
                              LD A* (IX+01H) ; LOAD HIGH BYTE OF PREDICTION ERROR.
0120
                  0198
       DD7E01
                              KOR 80H : CONDITION DATA FOR DAC.
10130
       EE80
                  0199
10132
       320014
                  0200
                              LD (1400H) +A ;STORE OUT TO DAC.
                              JP LSTART :60 TO START OF LATTICE LOOP.
0135
       C316001
                  1020
                  0202 ;
                  0203 : THE FOLLOWING ARE FILTER CONSTANTS:
                  0204 ;
                  0205 ALPHA
                              DEFW 028FH ; ALPHA = .02
                                                        (1/9/15)
10138
       8F02
                              DEFW 7D71H ; BETA = 0.98
                                                        (1/0/15)
1013A
       717D
                  0206 BETA
                              DEFW 028FH ; BETA1 = 7FFF - BETA + 1 = .02 (1/0/15)
4013C
       3F02
                  0207 BETA1
                              DEFW 0001H ; EPSILON = 0.000064 (2/0/14)
                  0208 EPSLM
1013E
       0100
                  0209 ;
                  0210 JTHIS SUBROUTINE IS THE HARDWARE MULTIPLY DRIVER
                  0211 ; SOFTWARE. THE SUBROUTINE TAKES TWO SIGNED 16-BIT
                  0212 ; INTEGER NUMBERS IN THE HL ADNO DE REGISTERS AND
                  0213 FRETURNS A 16-BIT SIGNED NUMBER IN THE HL REGISTER.
                  0214 ;
                              CRG 200H
 >0200
                  0215
10200 44
                  0216 MULT
                              LD B.H
                              LD C.L ; PUT HL IN BC REGISTER.
10201
       4D
                  0217
                              LD HL,0000H ;CLEAR THE HL REGISTER.
       210000
10202
                  0218
10205
                              BIT 7.B ; TEST SIGN OF NUMBER IN BC REGISTER.
       CB78
                  0219
                              UR Z ARNDI ; IF POSITIVE, SKIP FUDGE FOR DE.
10207
       2801
                  0220
                              ADD HL, DE : PUT DE IN FUDGE REGISTER.
10209
                  0221
       19
                              BIT 7.0 ; TEST SIGN OF NUMBER IN DE REGISTER.
4020A
       CBZA
                  0222 ARMD1
                               JR Z ARND2 ; IF POSITIVE, SKIP FUDGE FOR BC.
10200
                  0553
       2801
                              ADD HL. BC ; ADD BC TO FUDGE REGISTER.
1020E
                  0224
       09
                              LD A.01101000B ; RESET SEQUENCE COUNTER, REG. Y.
1029F
       3568
                  0225 ARND2
                                              : AND MAKE NO OPERATION.
1150
       320310
                  0226
                              LD (1003H) + B
                              LD (IY+00H) , D ; PUT MULTIPLIER IN X REGISTER.
10214
       FD7200
                  0227
10217
                              LD (IY+00H) ,E
       ED7300
                  0228
                              LD (IY+01H) . B : PUT MULTIPLICAND IN Z REGISTER.
1021A
       FD7001
                  0229
10210
       FD7101
                              LD (IY+01H) +C
                  0230
                  0231
                              LD B.H
10220
       44
                              LD C.L ; PUT FUDGE REGISTER IN BC REGISTER.
                  0232
0221
       4D
```

```
SD SYSTEMS Z80 ASSEMBLER PAGE 0005
 ADDR CODE
                  STMT SOURCE STATEMENT
                               LD A:01100001B ; RESET SEQUENCE COUNTER AND LD (1003H):A ; START THE MULTIPLY.
10222
       3E61
                  0233
10224
       320310
                  0234
10227
                  0235
                               MOP
10228
                               NOP
                  0236
       00
10229
       nn
                  0237
                               NOP
1022A
                               NOP SWALL FOR THE MULTIPLY TO COMPLETE.
       00
                  0538
40228
                               LD H+ (IY+02H) ; LDAD HIGH WORD OF RESULT
       FD6602
                  0239
1022E
       ED6E02
                               LD L+ (IY+02H) FINTO THE HL REGISTER.
                  0240
                  0241
0231
       37
                               SCF
10535
                               CCF ; CLEAR THE CARRY FLAG.
       3F
                  0242
10233
      ED42
                  0243
                               SBC HL, BC ; SUBTRACT FUDGE REGISTER FROM RESULT.
40235 C9
                  0244
                               RET
                  0245 ;
                  0246 ; THIS SUBROUTINE IS THE HARDWARE DIVIDE DRIVER SOFTWARE.
                  0247 ; IT TAKES TWO SIGNED 16-BIT NUMBERS (DIVISOR IN THE
                  0248 ; DE REGISTER AND DIVIDEND IN THE HL REGISTER) AND
                  0249 FRETURNS A 16-BIT QUOTIENT IN THE HL REGISTER.
                  0250 FLOWER 16 BITS OF THE DIVIDEND ARE SET TO ZERO.
                  0251 ;
> 0280
                  0252
                               DR6 280H
10280
                  0253 DIVIDE LD B:00H ;SET SIGN HOLDER TO ZERO (POSITIVE).
       0600
                               BIT 7+H ; DETERMINE SIGN OF DIVIDEND.
< 0282
       CB7C
                  0254
                  0255
                               JR Z POSTVE FIF POSITIVE SKIP CHANGE OF SIGN.
10294
       2809
                               LD B, OFFH ; SET SIGN HOLDER TO NEGATIVE (FFH)
                  0256
10286
       06FF
10288
                  0257
                               DEC HL (CONVERT FROM 2'S COMPLEMENT. SUBTRACT ONE,
       SB
10289
                  0258
                               t D AvH
       70
1028A
                  0259
                               CPL : PERFORM 1'S COMPLEMENT ON RESULT.
      2F
                  0260
                               IB HOR
4028B
      67
10280
       7D
                  1620
                               LD A.L
10280
                               CPL.
       2F
                  0262
4 028E
       6F
                  0263
                               LD LA
                  0264 POSTYE LD A.01100100B :RESET SEQUENCE COUNTER.Y REG.,
1028F
       3F64
                               LD (1003H) +A ; AND NO OPERATION.
0291
       320310
                  0265
10294
                              LD (IY+02H) . H ; LOAD DIVIDEND IN Y REGISTER OF MDU.
       FD7402
                  0266
10297
       FD7502
                  7650
                              LD (IY+02H>+L
                              LD (IY+00H), D ; LDAD DIVISOR IN X REGISTER OF MDU.
1029A
      FD7200
                  0268
4029D
       FD7300
                  0269
                              LD (IY+00H) +E
                              LD A-011000108 FRESET SEQUENCE COUNTER AND
10290
                  0270
       3562
                                             START THE DIVIDE.
. 0595
       320310
                  0271
                               LD (1003H),A
102A5
                  0272
                               HOP
       OO
10286
       00
                  0273
                               NOP
102A7
       nn
                  0274
                               PEH
                               HOP SWAIT FOR DIVIDE TO COMPLETE.
                  0275
0288
       00
                               LD H. (IY+01H) ; LOAD HE REGISTER WITH THE RESULT.
402A9
       FD6601
                  0276
02AC
       FD6E01
                  0277
                               LD L, (IY+01H)
                               INC B FCHECK THE SIGN HOLDER.
102AF
                  0278
       114
                               RET MZ ; IF HOLDER ZERO, RESULT IS CORRECT; RETURN.
                  0279
<05B0
       CO
                               LD A.H ; HOLDER FF. CONVERT TO MEGATIVE NUMBER.
402B1
       70
                  0280
                               CPL
.05BS
       2F
                  0281
                               LD HA
<02B3
       67
                  0282
                               LD AYL STAKE 1'S COMPLEMENT OF HL REGISTER.
02B4
       70
                  0283
0285
                  0284
                               CPL
       2F
02B6
       6F
                  0285
                               LD LA
                               INC HL FADD ONE TO OBTAIN 2'S COMPLEMENT.
0287
       53
                  0588
402B8
       C9
                  0287
                               RET
                  0288 ;
                               END
                  0289
```

ERRORS=0000

### AN EVALUATION OF THE NSC 800 8-BIT MICROPROCESSOR FOR DIGITAL SIGNAL PROCESSING APPLICATIONS

by

MAC A. CODY

B. S., Kansas State University, 1979

AN ABSTRACT OF A MASTER'S THESIS

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas 1981

#### ABSTRACT

As use of signal processing algorithms in dedicated applications has become more commonplace, there has been a concurrent search for a microprocessor that can execute such algorithms in the field. The search has been partially successful, but the microprocessors investigated have proven undesirable due to a number of factors. These have chiefly been power consumption and cost considerations. The need for a microprocessor that could operate at high speed with low power use and low cost per unit was apparent.

This thesis covers the evaluation of a new microprocessor, the National Semiconductor NSC800, which may answer this need. In order to carry out the evaluation, a low-power, single board computer based on the NSC800 and its family of support devices is constructed. Next, studies are made of the performance of the computer and the NSC800 as hardware devices. Discussion of the difficulties involved in obtaining a working computer is made along with analysis of the results of hardware test routines. Finally, the microprocessor is evaluated in the role of a digital signal processor. Implementation of adaptive Widrow and lattice digital predictor algorithms is reviewed and software is developed for execution on the computer. The results of their performance and the limitations imposed by the support hardware are discussed.

With the completion of the evaluation above, a summary of the potential uses of the single board computer is made. A final analysis of the performance of the NSC800 is also presented.