# MICROPROGRAMMING A PROPOSED <br> 16-BIT STACK MACHINE, 

by
STEVEN HOWARD CULP
B.A., Mid-America Nazarene College, 1985

A MASTER's THESIS
submitted in partial fulfillment of the requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1988

Approved by


## TABLE OF CONTENTS

## SECTION

PAGE
I Objectives . . . . . . . . I
2 Abbreviations and Notation . . . . 3
3 Overview . . . . . . . . . 6
4 The ALU Hardware . . . . . . . II
4.1 Operation of the 2901 . . . . 11
4.2 The 2901 Control Bits . . . . 13

5 The control Unit . . . . . . . 24
5.1 General Structure of the Control Unit . . . . . 24
5.2 The 2910 . . . . . . . 25
5.3 The 2910 Control Bits . . . . 30

6 Main Memory . . . . . . . . 34
6.1 Main Memory Organization . . . . 34
6.2 Main Memory Access . . . . . 34

7 Data Flow . . . . . . . . . 38
7.1 Data Flow for Memory Reference Instructions . . . 38
7.2 Data Flow for Register Reference Instructions . . 40

8 Instruction Set Definition . . . 41
8.1 Goals of the Instruction Set . . . 41
8.2 The Macroinstructions . . . . 42
8.3 Bit Formats . . . . . . . 48

9 The ILL . . . . . . . . . 55
9.1 Purpose of the ILL . . . . . 55
9.2 ILL Description . . . . . . 56
9.3 ILL Control Bit Specifications . . 62
9.4 ILL Examples . . . . . . . 84

## TABLE OF CONTENTS (Cont.)

SECTION PAGE
10 Control Bit Summary ..... 8710.1 Next Address Generation(2910) Control Bits87
10.2 Arithmetic Logic Unit (2901) Control Bits ..... 87
10.3 BUS Control Bits ..... 89
10.4 Control Bit Layout ..... 90
11 Control Store ..... 92
12 An Implementation Aid ..... 95
12.1 Existence of a Tool ..... 95
12.2 Parameters to be Specified ..... 95
12.3 Dissection of the Program ..... 97
13 Future Work ..... 100
14 Conclusion ..... 101
References ..... 102
Appendix A -- Control Bits for Macroinstructions ..... 103
Appendix B -- Input File for Generation Program ..... 187
Appendix C -- Control Store Memory Dump ..... 190
Appendix D -- Control Bit Generation Program ..... 197

## IIST OF FIGURES

FIGURE ..... PAGE
4.1 2901 Block Diagram ..... 12
5.1 2910 Block Diagram ..... 26
5.2 JMAP Flow ..... 29
5.3 CJP Flow ..... 29
5.4 CONT FIOW ..... 29
6.1 Main Memory Format ..... 35
7.1 Computer Block Diagram with Control Bits ..... 39
8.1 Bit Format for
Memory Reference Instructions ..... 49
8.2 Bit Format for
Register Reference Instructions ..... 51
8.3 Bit Format for
Branch Instructions ..... 53
8.4 Bit Format for
I/O Instructions ..... 53
10.1 Control Bit Organization ..... 91
11.1 Control Store Memory Map ..... 94
12.1 High-level Flowchart ..... 98

| 4.1 | ALU Source Operand Control Bits | - | - | 15 |
| :---: | :---: | :---: | :---: | :---: |
| 4.2 | ALU Function Control Bits | . |  | 15 |
| 4.3 | ALU Source Operand and Function Matrix | . | , | 16 |
| 4.4 | ALU Destination Control Bits |  |  | 18 |
| 4.5 | 2901 RAM Register Definitions | - |  | 20 |
| 4.6 | Modes of ALU Operation | - |  | 20 |
| 4.7 | ALU Carry-In Determination Control | Bits |  | 22 |
| 4.8 | BUS Select Control Bits | - |  | 22 |
| 4.9 | 2901 Direct Data Select control Bit | S | - | 22 |
| 5.1 | 2910 Instruction set | - |  | 28 |
| 5.2 | Status Condition Select Control Bit | $s$ |  | 31 |
| 5.3 | Polarity Definition Control Bits | . |  | 32 |
| 5.4 | 2910 D Inputs Select Control Bits | - |  | 32 |

## ACKNOWLEDGEMENTS

I would like to thank Dr. John J. Devore for the role he played as being my Major Professor and for the guidance, insight, and assistance he provided. I would also like to express my appreciation to the Electrical and Computer Engineering Department for its financial support and to the faculty thereof for their influential contributions to my education. My parents Raymond and Avis Culp who provided the foundation of my motivation, are to whom my deepest gratitude belongs. The immense depth of their interest and emotional support is valued so very much.

This thesis presents the implementation of a specific instruction set on the 16-bit microprogrammed stack machine designed by Dr. Don Hush in 1982. The purpose for this research was threefold:

1. to verify that an arbitrary instruction set could indeed be implemented on the predetermined hardware design;
2. to provide a simple, yet illustrative example of microcoding; and
3. to develop an implementation tool in the form of a computer program which would automatically generate the required control bits.

Due to the nature of the research, little concern was given to the optimization and eloquence of the microcode. Instead, a rather straightforward, logical approach was adopted, which should prove to be more conducive to the learning process for students in the future.

Various instruction sets will place different demands on the structure of a machine and because of this, occasional tailoring of given design choices is expected. This tailoring process entails any changes that must be
made to the machine's structure in order to implement the desired instruction set. For the instruction set presented in this thesis, these changes took the form of redefining several registers and two status flags. The redefining of these fields results in only minor changes in the original architecture presented by Dr. Hush, and this is favorable since paralleling his design as closely as possible was desired. The changes made to Dr. Hush's design will be noted in the text.

The following is a list of abbreviations and a definition of the notation used throughout the text.


| NA | -- Next Address field |
| :---: | :---: |
| N/D | -- Not Defined |
| OR | -- the logic OR function |
| PC | -- Program Counter |
| PLR | -- PipeLine Register, i.e. the microinstruction register |
| RAM | -- Random Access Memory |
| ROM | -- Read Only Memory |
| RTN | -- Register Transfer Notation |
| SP | -- Stack Pointer |
| XOR | -- the logic exclusive OR function |

## Notation

BUS -- this refers to the system BUS and will always be capitalized. Any other bus referred to will be in lower-case letters.

CARRY -- this refers to the CARRY status bit
IMMEDIATE -- the IMMEDIATE field in the pipeline register
$I_{2,1}$
$I_{5-0}$
-- the comma indicates bits 2 and 1
-- the dash indicates bits 5 through 0
<-- -- an arrow symbol indicates that a data transfer will take place. At the end of the given cycle, the data that is located on the BUS or in the register to the right of the arrow will be

|  | copied in the register to the left of the arrow or loaded on the BUS, respectively. |
| :---: | :---: |
| $=$ | -- the equals sign indicates that no data transfer takes place. Instead, the specified register, control bit, etc. on the left of the equals sign contains the value on the right of the equals sign prior to the execution of the cycle. |
| $\mathrm{Y}<--\mathrm{M}[\mathrm{X}]$ | -- Brackets signify an access to memory. At the completion of this transfer, register $Y$ will contain the contents of memory, the location of which is pointed to by register X . |
| () | -- parenthesis signify that an option is available; one of the enclosed variables may be selected. |

## 3 -- Overview

The machine presented in Dr. Hush's Master's Thesis was a 16-bit microprogrammed stack machine. The ALU was designed using the Am2901 Four-Bit Bipolar Microprocessor Slice, i.e. a four-bit chip-slice, which has 16 internal registers. The top four registers were utilized as a "Fast Stack" (FS) or small cache memory and four of these chipslices were connected in order to obtain a full 16-bit ALU.

The 2910 Microprogram Controller was used as a Next Address Generator, which determines the next control store (CS) location to be accessed. Each time a next address is generated, the appropriate microinstruction is loaded into the pipeline register (PLR), also known as the microinstruction register. It is the contents of this register that control the execution of each microinstruction.

The machine originated by Dr. Hush had an undefined architecture, but was intended to operate as a stack machine. A stack machine operates by pulling the top two operands off the stack, performing the operation, and then pushing the result back on the stack. For a number of reasons however, the microcode that was written for this research assumed a single-address architecture. The primary disadvantage of adopting a single-address architecture point of view is that a degradation in speed
occurs. One operand that is to be sent to the ALU generally lies in main memory which implies that a singleaddress architecture machine accesses memory much more frequently than a machine with a stack architecture. These additional accesses to memory result in a slower machine.

The decision of opting for the single-address architecture when writing the microcode was twofold. First, the curriculum at Kansas State University favors the single-address architecture approach to computer design, and therefore students studying the microcode would already be familiar with the sequence of events that must be executed. Realizing that the purpose of this machine is to serve as a teaching tool brings the second reason to light; speed is not of critical importance. If some speed is given up in order to have a machine that is easy for students to understand, then the sacrifice is certainly justified.

It is also for the sake of simplicity that the use of four internal registers as a small cache memory has been eliminated. This frees the four registers of the 2901 to be used for other purposes and places the entire stack in main memory, alleviating the need for certain TRAP routines which considerably complicated the machine. (These TRAP routines were necessary if an operation was to be performed on the FS when it was in an inadequate condition,
namely too many or too few values on the FS).
The author's original intention was to build the machine and implement the instruction set on actual hardware. The four registers internal to the 2901 which served as a small cache memory complicated the implementation process to such an extent however, that the decision was made to keep the entire stack in main memory. When actually constructing the machine was observed to be a bit too ambitious, the top of the stack (formerly the four 2901 registers) was left in main memory. The author made this design choice due to the fact that the emphasis of his research was on producing an educational tool. No functionality of the instruction set is lost by allowing the top four stack locations to remain in main memory; indeed, instructions are executed at a slower speed, but this is not important for an educational tool.

This thesis presents an implementation of a specific instruction set on Dr. Hush's machine. Each instruction is decomposed into a sequence of microoperations which are expressed in Register Transfer Notation (RTN). The microoperations are then converted into Intermediate Language Level (ILL) mnemonics. Just as macroinstructions compose an instruction set, so these ILI mnemonics also compose their own instruction set. This instruction set will simply be referred to as the ILL. These ILL mnemonics
strongly resemble assembly language code, but careful attention should be paid not to confuse the two. The implementable instruction set is given in assembly language code whereas the ILL represents the microcode. Each individual ILL statement represents one microinstruction and generally, several ILL statements are required to complete a single assembly language command. The ILL is one notch closer to machine code (the binary form of the microcode), i.e. the ILL serves as an interface which translates the assembly language commands to their corresponding machine code. Just as a high-level language (such as C, Pascal, Fortran etc.) command is broken down into several assembly language commands, so an assembly language command is decomposed into several ILL commands. The resulting ILL commands in turn specify the l's and o's required for machine execution.

The ILL presented within this thesis was created by the author for the purpose of bridging the gap between the instruction set and the microcode for this particular implementation task; it is by no means a universally accepted symbolic code.

Each ILI statement represents a single microinstruction. The control bits for each ILL command were then generated as they would appear in the control Store and pipeline register, and may be viewed in their
entirety in appendix $A$.
It is important to keep the following distinction in mind while reading this thesis: a macroinstruction is one, specific instruction in the instruction set. A macroinstruction is executed by performing a series of ILL commands or microinstructions. Each microinstruction has its own location in the CS memory and is loaded into the pipeline register when it is ready to be executed.
4.1 Operation of the 2901

The main component in the ALU hardware is the 2901, a block diagram of which is illustrated in Fig. 4.1. This chip features a 16-word by 4-bit two-port RAM and a highspeed ALU.

The ALU has five possible sources which are passed through a selector circuit composed of two multiplexors. Each multiplexor has one output which is connected to an input of the ALU. The first multiplexor is a 2 -to-1 multiplexor which selects between the Direct Data or $D$ inputs and the ASEL field (to be defined shortly.) This multiplexor's output becomes the $R$ input to the ALU. The second multiplexor selects one of three input fields: the ASEL field, the BSEL field or the $Q$ register output. The $Q$ register is a feature of the 2901 for enhanced execution of multiplication and division routines that require a double length operand and is not used in the implementation presented in this thesis. The output of this 3-to-1 multiplexor becomes the $s$ input to the ALU. Additionally, both multiplexors have an inhibit capability which in effect, loads a logic "0."

The RAM is addressed by address lines $A_{3-0}\left(A_{3}\right.$ through $A_{0}$ ), a.k.a. the ASEL field, which select the A inputs to the ALU, and $B_{3-0}$, a.k.a. the BSEL field, which select the


Figure 4.12901 Block Diagram
$B$ inputs. Any two of the 16 RAM locations may be accessed in parallel and provided as operands to the ALU. A third input to the ALU may originate from the Direct Data In input, through which data coming from a source external to the chip enters the ALU. The $Q$ register, as well as a "logic 0" input may also serve as operands to the ALU. These five sources are then passed through the selector circuit explained above, with the outputs of this circuit determining the $R$ and $S$ inputs to the ALU.

The ALU receives the two operands $R$ and $S$, performs the currently selected function on them, and stores the result $F$ in the local RAM prescribed by $B_{3-0}$. The option of transferring data off-chip is also available. The data to be transferred may either be the $F$ output, i.e. the result of the ALU function, or must currently reside in the register addressed by the ASEL field.

The 2901 was designed as a bit-slice element so that expanding it from a four-bit data flow to a 16-bit data flow is accomplished merely by cascading four of the 2901 s together. Because of this parallel cascading, the 2902 Carry Look-Ahead Generator is incorporated into the ALU circuit to increase the speed of computations.
4.2 The 2901 Control Bits

The following section goes into considerable detail
about the control bits and how they affect the behavior of the 2901. These and all control bits are stored in the cS and are loaded into the pipeline register when they need to be executed, and it is the variance of these control bits that distinguishes one microinstruction from another.

Control bits $I_{2-0}$ determine the ALU source operands, i.e. the $R$ and $S$ inputs to the $A L U$. These bits are enumerated in Table 4.1. When microprogramming this machine, the microprogrammer must decide which inputs are to be used. If sources $A$ and $B$ are desired, then control bits $I_{2-0}$ would be assigned the values $001_{2}$. Similarly, if the sources D and A were desired, then $I_{2-0}$ would be set to $101_{2}$.
$I_{5-3}$ determine which ALU function is to be performed on the selected $R$ and $S$ inputs. These functions are listed in Table 4.2 and are fairly self-explanatory, with three of the functions performing binary arithmetic operations and five performing logic operations.

Tables 4.1 and 4.2 may be combined into a single matrix, shown in Table 4.3. $I_{2-0}$ are listed horizontally across the top while $I_{5-3}$ are listed vertically along the side. As an aid in understanding the usefulness of this figure, an example is now demonstrated.

Suppose that an $x$ or operation to be performed on registers $D$ and $A$ is desired. since

Table 4.1 ALU Source Operand Control Bits

| I2 | I 1 | ID | flu Oper R | urce ds 5 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | A | Q |
| 0 | 0 | 1 | A | B |
| 0 | 1 | 0 | 0 | 0 |
| 0 |  | 1 | 0 | 日 |
| 1 | 0 | 0 | 0 | A |
| 1 | 0 | 1 | $\square$ | ค |
| 1 | 1 | 0 | $\square$ | Q |
| 1 | 1 | 1 | $\square$ | 0 |

Table 4.2 ALU Function Control Bits

| 15 | I 4 | 13 | Function |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | R | plus 5 |
| 0 | 0 | 1 |  | minus $R$ |
| 0 | 1 | 0 |  | minus 5 |
| 0 | 1 | 1 |  | OR S |
| 1 | 0 | 0 |  | AND 5 |
| 1 | 0 | 1 |  | AND 5 |
| 1 | 1 | 0 |  | XOR 5 |
| 1 | 1 | 1 |  | XNOR S |

Table 4．3 ALU Source Operand and Function Matrix

|  |  | $\mathrm{I}_{210}$ OCTA！ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| $\begin{gathered} \text { OCTAL } \\ I_{543} \end{gathered}$ | ALU Function | ALU Source |  |  |  |  |  |  |  |
|  |  | A， 0 | A，B | 0，0 | 0，B | O，A | D，A | D， 0 | D， 0 |
| 0 | $\begin{gathered} C_{n}=L \\ \text { R Plus } \\ C_{n}=H \end{gathered}$ | $\begin{gathered} A+O \\ A+O+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \\ \hline \end{gathered}$ | $\begin{gathered} 0 \\ 0+1 \end{gathered}$ | $\begin{gathered} 8 \\ 8+1 \end{gathered}$ | $\begin{gathered} A \\ A+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | D +0 $0+0+1$ | $\begin{gathered} 0 \\ 0+1 \end{gathered}$ |
| 1 |  | $\begin{gathered} 0-A-1 \\ O-A \end{gathered}$ | $\begin{aligned} & B-A-1 \\ & B-A \end{aligned}$ | $\begin{gathered} 0-1 \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{B}-1 \\ \mathrm{~B} \end{gathered}$ | $\begin{gathered} \mathrm{A}-1 \\ \hat{A} \end{gathered}$ | $\begin{gathered} A-0-1 \\ A-D \end{gathered}$ | $0-D-1$ $0-D$ | $\begin{gathered} -0-1 \\ -0 \end{gathered}$ |
| 2 | $\begin{gathered} c_{n}=L \\ \text { R } \begin{array}{c} \text { Mlnus } \\ C_{n}=H \end{array} \end{gathered}$ | $\begin{gathered} \mathrm{A}-\mathrm{O}-1 \\ \mathrm{~A}-\mathrm{O} \\ \hline \end{gathered}$ | A－B－1 $A-B$ | $\begin{gathered} -0-1 \\ -0^{\circ} \end{gathered}$ | $\begin{gathered} \hline-\mathrm{B}-1 \\ -\mathrm{B} \end{gathered}$ | $\begin{gathered} -\mathrm{A}-1 \\ -\mathrm{A} \\ \hline \end{gathered}$ | $\begin{gathered} \hline D-A-1 \\ D-A \end{gathered}$ | $0-0-1$ $0-0$ | $\begin{gathered} D-1 \\ D \end{gathered}$ |
| 3 | R OR S | Avo | AvB | 0 | 8 | A | DVA | Dro | D |
| 4 | R AND S | A＾O | An ${ }^{\text {A }}$ | 0 | 0 | 0 | D $\wedge$ A | D 0 | 0 |
| 5 | $\overline{\text { İ }}$ AND S | $\overline{\text { A }}$ ， | $\overline{\text { A }}$ А ${ }_{\text {B }}$ | 0 | 8 | A | $\overline{\text { 万人a }}$ | $\overline{\text { 万人，}}$ | 0 |
| 6. | P EX－OR S | AVO | AVB | 0 | 8 | A | DVA | DVO | D |
| 7 | A EX－NOR S | $\overline{\text { A OO }}$ | $\overline{\text { AVE }}$ | $\bar{\square}$ | － | $\overline{\text { I }}$ | DVA | 万00 | D |

> registers $D$ and $A$ are needed, $I_{2-0}$ are $10 I_{2}$, and the $X O R$ operation is performed by setting bits $I_{5-3}$ to ${110_{2}}$. The concatenation of control bits $I_{5-0}$ would then be $110101_{2}$.

The disposition of the result produced by the ALU is a function of control bits $I_{8-6}$. A summary of allowed operations and destinations is shown in Table 4.4. When microprogramming this machine, the instruction set was implemented in such a way that the $I_{8-6}$, RAM function and $Y$ output specifications were of primary concern. For example, if the result of a given ALU operation needed to be stored in one of the internal RAM locations, then any value for $I_{8-6}$ except $000_{2}$ and $001_{2}$ could be used. Furthermore, if the result was not to be shifted, then values of $\mathrm{IOO}_{2}$ through $111_{2}$ for $I_{8-6}$ were eliminated. Thus, a choice of $010_{2}$ and $01 l_{2}$ remain available, and the determination of whether the A select register or the ALU result $F$ should be relayed to the $Y$ output dictated which to use. If the $F$ output of the ALU was desired, then $I_{8-6}$ would be set to $011_{2}$, otherwise $I_{8-6}$ would equal $010_{2}$.
$A_{3-0}$ and $B_{3-0}$ are specified by the ASEL and BSEL control bits, and it is these control bits that select one of the 16 internal RAM locations defined in Table 4.5. A slight deviation from Dr. Hush's design now occurs, i.e. some register redefinitions have taken place. The main

| Table 4.4 ALU Destination/Shift Contro |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IB | I7 | IG | RAM Function Shift Load |  | Q-reg. Function Shift Load |  | $Y$ Output | RAM Shifter RAMO RAM3 |  |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \text { none } \\ & \text { none } \\ & F->B \\ & F->B \\ & F / Z \rightarrow B \\ & F \not C \rightarrow B \\ & 2 F \rightarrow B \\ & 2 F \rightarrow B \end{aligned}$ |  | $\mathrm{F} \rightarrow \mathrm{O}$ <br> none <br> none <br> none $0 ノ 2->0$ <br> none <br> $20-10$ <br> none | $\begin{aligned} & F \\ & F \\ & A \\ & F \\ & F \\ & F \\ & F \\ & F \end{aligned}$ | $X$ $X$ $X$ $X$ $F Q$ $F Q$ IND INQ | $\begin{aligned} & X \\ & X \\ & X \\ & X \\ & \text { IN3 } \\ & \text { IN3 } \\ & \text { F3 } \\ & \text { F3 } \end{aligned}$ |

reallocations of which the microprogrammer should be aware are locations $0000_{2}$ and $0011_{2}$. These registers have been changed from FS registers to a Device code Register (DCR) and an Accumulator (AC), respectively. Also, locations $1010_{2}$ and $101 I_{2}$ have become the $X$ Index register (IX) and the $Y$ Index register (IY).

The ALU can operate in a total of four. modes determined by control bits $M_{1,0}$. Mode $\mathrm{OO}_{2}$ is the typical mode with registers $A$ and $B$ coming from the ASEL and BSEL fields as specified in the PLR. Mode $11_{2}$ is used for register reference instructions and is also fairly common. In this mode the $A$ and $B$ registers are taken directly from the IR. Mode $10_{2}$ is used for computing the ea when indexed addressing is invoked, and allows the ASEL register (the register to be indexed from) to be defined in the IR. Since mode $\mathrm{Ol}_{2}$ deals with the Bottom of stack (BOS) register and was initially designed by Dr. Hush to handle a certain TRAP condition that could occur on the FS, it is never used in this implementation. (These FS registers have been reallocated to other uses and the stack relocated to main memory, which completely eliminates the need for this mode.) These mode functions are summarized in Table 4.6.

The value for the carry-in bit involves programming two control bits: $C_{i n}$ and $0 / 1$. If $C_{i n}$ equals 1 , then the carry in value is determined by the CARRY bit. If $c_{\text {in }}$

Table 4.52901 RAM Register Definitions

| RSEL or BSEL |  | 2901 Register |  |
| :---: | :---: | :---: | :---: |
| 0000 |  | Device Code | Register |
| 0001 |  | N/D |  |
| 0010 |  | N/D |  |
| 0011 |  | Recumulator |  |
| 0100 |  | TEMP 1 |  |
| 0101 |  | TEMP2 |  |
| 0110 |  | N/D |  |
| 0111 |  | N/D |  |
| 1000 |  | N/D |  |
| 1001 |  | PC, Program | Caunter |
| 1010 |  | $I X, X$ Index | Register |
| 1011 |  | IY, Y Index | Register |
| 1100 |  | N/D |  |
| 1101 |  | N/D |  |
| 1110 |  | SP |  |
| 1111 |  | N/D |  |

Table 4.6 Modes of ALU Operation

| M1 | MO | Reg. $A$ Select | Reg. B Select |
| :---: | :---: | :---: | :---: |
| 0 | 0 | ASEL | BSEL |
| 0 | 1 | ASEL | BOS |
| 1 | 0 | A(IR) | BSEL |
| 1 | 1 | R(IR) | 日 (IR) |

equals 0 however, the carry in value is determined from the 0/1 control bit. In this way the microprogrammer can either force or not force a carry in. This is illustrated in Table 4.7.

Whenever a value from the central Processing unit (CPU) needs to leave the 2901 to go to main memory, I/O, etc., control bits $B S_{1,0}$ must be set to $01_{2}$. . $B S$ stands for Bus select and it is through the BUS that the CPU communicates with other chips and devices. Additionally, the CPU status bits may be routed to the BUS by setting $\mathrm{BS}_{1,0}$ to $10_{2}$. Table 4.8 summarizes the $\mathrm{BS}_{1,0}$ control bits. Conversely, data enters the CPU from an off-chip source through the $D$ inputs by setting the control bit Bus to 1. Bus must equal 0 for Table 4.8 to apply.

The final set of control bits with which the microprogrammer must be concerned for the 2901 is DS $1_{1,0}$, listed in Table 4.9. These two control bits determine the source of the external data inputs to the 290l. Recall that the $D$ inputs come from off the chip, and $D S_{1,0}$ determine the source of this input. Perhaps the most common value for $D S_{1,0}$ is 00 . This indicates that the IMMEDIATE field of the PLR is fed into the $D$ inputs. This of course, is very useful when forcing an increment, e.g. PC <-- PC plus 2.

In summary, the general architecture of the 2901 has

Table 4.7 RLU Carry In Determination Control Bits

| $C($ in) | "Carry in" to RLU |
| :---: | :--- |
| 0 | 0 Ol |
| 1 | CRRRY |

Table 4.8 BUS Select Control Bits

| BSI | BSQ | Data to BUS |
| :---: | :---: | :--- |
| 0 | 0 | Nothing (safe state) |
| 0 | 1 | $Y$ s from 29Q1 |
| 1 | 0 | CPU status bits |
| 1 | 1 | N/D |

Table 4.92901 Direct Data Select Control Bits

| DSI | DSO | D Inputs to 2901 |
| :--- | :--- | :--- |
| 0 | 0 | IMMEDIATE |
| 0 | 1 | $N / D$ |
| 1 | 0 | IR 2nd byte |
| 1 | 1 | N/D |

been presented with special attention given to the control bits and how they determine the operation of the ALU.

## 5 -- The Control Unit

5.1 General Structure of the Control Unit

There are two main methods of control unit (CU) implementation: hardwiring and microprogramming. When a CU is hardwired, additional logic gates are needed, and processes such as prime implicant identification, control point gathering, etc. are performed. The particular cu implemented for this research however, is microprogrammed. Microprogramming differs from hardwiring in that control bits dictate the flow of data and the determination of the next address. These governing control bits are specified by the microprogrammer, as opposed to control signals being produced by the hardware. It is the 1's and 0's of the control bits that dictate exactly what happens during each microinstruction. The previous chapter illustrated how various control bits determined a specific operation, specified where to store the result, and signaled what data was to enter or exit the CPU. This chapter will parallel chapter four in that the necessary control bits are defined, but this chapter deals with the $C U$ and the 2910 Microprogram Controller.

The CU of this machine is predominately horizontal in nature as may be observed by the rather large, 67-bit control word. The control word could alternatively have been vertical in nature, resulting in a much shorter word,
but this would have slowed the execution time. As might be expected, a trade-off is present: faster execution at the expense of a large control word, or degradation of speed with a small control word.

After a macroinstruction is loaded into the IR, it is executed by a series of steps specified by microinstructions. A microinstruction that is ready to be executed is transferred from the control store (where the microcode is stored) into the PLR, and it is from the PLR that the required control bits are used.

A microinstruction is usually composed of two major fields which execute simultaneously. The first field provides bits necessary for the ALU to function (discussed previously), for memory and for $I / O$. The second field is used for next address generation, i.e. determining which address of the cs to access next.
5.2 The 2910

The Next Address (NA) generation is accomplished through the use of the 2910 Microprogram controller, $a$ block diagram of which is shown in Fig. 5.1. The microprogram counter is used when accessing the next sequential CS location and is probably the block used most frequently. However, other logic is present as well, including a 9 -word $X 12$-bit stack which can be used for


Figure 5.1 2910 Block Diagram
nesting microinstruction subroutines. Any data entering the chip from an external source enters through the $D$ inputs, and once the Next Address has been generated, it exits the chip via the $Y$ output bus.

The instruction set for the 2910 appears in Table 5.1, and the vast majority of the microcoding was done using three of the 16 instructions. These three instructions are explained in detail.

Instruction number 2, JMAP, performs an unconditional jump. The flow of such an instruction is illustrated in Fig. 5.2, from which it is apparent that regardless of a previous result or condition, control is routed out of the normal next sequential address to a different address. This new address is located in the NA field of the PLR (microinstruction register) and must be specified by the microprogrammer.

Instruction 3, CJP, is a conditional jump instruction. If a certain condition is met, a status flag being set for example, a jump to another location is executed. Once again, the NA field of the PLR provides this address. If however, the condition is not met, then the jump is aborted and sequential access is continued. Fig. 5.3 pictures the conditional jump flow.

Fig. 5.4 illustrates the flow for the final instruction that was most commonly used. This is the
Table 5.12910 Instruction Set

| TABLE OF INSTRUCTIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{3} \mathrm{IO}_{0}$ | MNEMONIC | NAME | REG/ CNTR CON- <br> TENTS | $\text { CCEN }=L \text { and } C C=H$ |  | $\overline{\text { PCEN }}=\mathrm{H} \text { or } \overline{C C}=L$ |  | $\begin{aligned} & \text { REG/ } \\ & \text { CNTR } \end{aligned}$ | ENABLE |
|  |  |  |  | Y | STACK | $Y$ | STACK |  |  |
| 0 | JZ | JUMP ZERO | X | 0 | CLEAR | 0 | CLEAR | HOLD | PL |
| 1 | WS | COND JSB PL | X | PC | HOLD | D | PUSH | HOLD | PL |
| 2 | JMAP | JUMP MAP | X | 0 | HOLD | D | HOLD | HOLD | MAP |
| 3 | CJP | COND JUMP PL | X | PC | HOLO | 0 | HOLD | HOLD | PL |
| 4 | PUSH | PUSH/COND LD CNTA | X | $P C$ | PUSH | PC | PUSH | Nole 1 | PL |
| 5 | JSRP | COND JSB R/PL | X | A | PUSH | - D | PUSH | HOLD | PL |
| 6 | CJV | COND JUMP VEGTOR | X | $P \mathrm{P}$ | HOLD | D | HOLO | HOLD | VECT |
| 7 | JAP | COND JUMP R/PL | x | R | HOLD | - D | HOLO | HOLD | PL |
|  |  |  | $\neq 0$ | F | HOLO | $F$ | HOLD | DEC | PL |
| 6 | RFCT | $\text { CNTR } \neq 0$ | -0 | PC | POP . | PC | POP | HOLD | PL |
|  |  |  | * 0 | D | HOLD | 0 | HOLD | DEC | PL |
| 9 | RPCT | REPEAT PL, CNTR $\# 0$ | -0 | PC | HOLD | PC | HOLD | HOLD | PL |
| 10 | CRTN | CONO RTN | x | PC | HOLD | $F$ | POP | HOLD | PL |
| 11 | GJPP | COND JUMP PL \& POP | X | PC | HOLD | D | POP | HOLD | PL |
| 12 | LDCT | LD CNTR \& CONTINUE | X | PC | HOLO | PC | HOLD | LOAD | PL |
| 13 | LOOP | TEST END LOOP | $x$ | F | HOLD | PC | POP | HOLD | PL |
| 14 | CONT | CONTINUE | X | PC | HOLO | PC | HOLO | HOLD | PL |
|  |  |  | $\neq 0$ | F | HOLO | PC | POP | DEC | PL |
| 15 | TWB | THREE-WAY BRANCH | -0 | D | POP | PC | POP | HOLD | PL |




29
continue (CONT) instruction, and it merely causes the microprogram counter to be incremented and the next sequential address to be accessed.
5.3 The 2910 Control Bits

In addition to $I_{3-0}$, a number of other control bits are needed for proper operation of the 2910. Control bits $T_{3-0}$ for example, specify which status condition to test for and are listed in Table 5.2. Once again a slight deviation from Dr. Hush's design has been made. TRAP1 and TRAP2 flags, signified by $T_{3-0}$ being $0111_{2}$ and $1000_{2}$, respectively, and were necessary only because of the small cache memory located internal to the 2901, have been replaced by $N$ XOR $V$ and Halt status flags. This redefinition considerably simplified the microcoding.

For every test condition, the microprogrammer may use positive or negative polarity. The control bit which specifies this is POL, and POL equalling 0 implies positive logic; POL equalling 1 implies negative logic.' Table 5.3 results.

The final two control bits required by the 2910 are $S_{1,0}$ and they determine the $D$ inputs. Recall that all external sources must enter the 2910 via the $D$ inputs and the possible sources are given in Table 5.4. The definition of these bits is believed to be selfexplanatory, and any confusion that may be currently

Table 5.2 Status Condition Select Control Bits

| Test Field T3 T2 T1 TO |  |  |  | Selected Status |
| :---: | :---: | :---: | :---: | :---: |
| $\square$ | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | CARRY |
| 0 | $\square$ | 1 | 0 | OVERFLOW |
| $\square$ | 0 | 1 | 1 | SIGN |
| 0 | 1 | 0 | 0 | ZERO |
| 0 | 1 | 0 | 1 | INTERRUPT |
| 0 | 1 | 1 | 0 | I/O READY |
| 0 | 1 | 1 | 1 | N XOR V |
| 1 | 0 | 0 | 0 | HPLT |
| 1 | 0 | 0 | 1 | N/D |
| 1 | 0 | 1 | 0 | N/D |
| 1 | 0 | 1 | 1 | $\mathrm{N} / \mathrm{D}$ |
| 1 | 1 | 0 | 0 | N |
| 1 | 1 | 0 | 1 | N/D |
| 1 | 1 | 1 | 0 | N $<0$ |
|  | 1 | 1 | 1 | N/D |

Table 5.3 Polarity Definition Control Bits

| POL | Test for: |
| :---: | :--- | :--- |
| 0 | TRUE (1) |
| 1 | FALSE (D) |

$\begin{array}{cc}\text { Table } 5.4 \quad 2910 \text { Input Select } \\ & \text { Control Bits }\end{array}$

| 51 | 50 | 2910 |
| :--- | :--- | :--- |
| 0 | 0 | Next Inputs |
| $\square$ | 1 | IR 2nd byess Field |
| 1 | $D$ | IR opcode |
| 1 | 1 | IR ealopeode |

present should be cleared when examples of actual microinstructions are given.

## 6 -- Main Memory

6.1 Main Memory Organization

The main memory of this machine contains $32 k$-words of l6-bits each, resulting in a total of $64 k-b y t e s$ of storage. The Hitachi 6116 static CMOS RAM was chosen by Dr. Hush to implement the memory, and the 6116 is available with a $2 \mathrm{k} X$ 8 -bit format. A full 64 k -byte memory would then require 32 of these RAMs and they are arranged in 16 blocks as illustrated in Fig. 6.1. Since Dr. Hush's design however, Hitachi has produced a 61256 chip which is 32 k X 8 -bits. Using the 61256 for main memory, only two chips would be needed!

### 6.2 Main Memory Access

Inclusive in the hardware design for main memory is a Memory Address Register (MAR). The MAR is a 16-bit register which holds the address of the memory location to be accessed during both read and write operations. As a design constraint imposed by the author, the MAR may contain only even-numbered addresses, thus forcing an entire 16 -bit word to be accessed each time memory is invoked.

A Memory Buffer Register (MBR) is not needed in this system since no hanashaking sequence exists; all transfers to and from main memory occur in two microinstruction


Figure 6.1 Main Memory Format
cycles.
A read instruction consists of two sequential microinstruction cycles. In the first cycle the CPU sends its data, i.e. an address, via the BUS into the MAR, where in the second cycle the data is actually read. This of course, suggests the use of control bits to govern these operations. In the first microinstruction cycle $\mathrm{BS}_{1,0}$ must be set to $\mathrm{Ol}_{2}$ in order to pipe the $Y$ output of the 2901 to the BUS. (See Table 4.8). Also LDMAR must be set to 1 to enable the MAR to be loaded. For the second microinstruction cycle, control bits MEMSEL and R/W both must be set to 1 , indicating that memory is being selected and that a read operation is being performed.

A write operation is practically identical to the read operation. It also requires two sequential microinstruction cycles, the first of which parallels the read operation exaclty and the second of which differs in only one control bit; $R / \bar{W}$ must be cleared to 0 , indicating a write operation.

Summarizing, main memory is organized in $32 k$-words with each word being l6-bits wide. In addition to the 6116 s (or the 61256s), the other major component to the memory hardware is a 16-bit MAR. All transfers to and from main memory are performed in two sequential microinstruciton cycles: one to send the address to the

MAR and one to transfer the data.

A fairly detailed block diagram of the computer system being microprogrammed and the governing control bits is illustrated in Fig. 7.1. The diagram is given at this time to aid the reader in conceptualizing exactly what happens during the execution of an instruction.

### 7.1 Data Flow for Memory Reference Instructions

Memory reference instructions are four-byte instructions. The first two bytes define the opcode and the addressing scheme and are present in the IR upon completion of the instruction fetch. Before the designated opcode routine can be performed however, an operand located in main memory must be received. In order to obtain this operand the address where it is located must be computed; this process, is known as the effective address (ea) calculation since finding the address where the actual data is stored needs to be performed.

Numerous microinstruction routines have been written to facilitate ea calculation and are presented in detail in appendix A. Once the ea has been calculated, the data is fetched and the operation prescribed by the opcode performed. The result is then either stored in the internal RAM registers or transferred to main memory.


Figure 7.1 Computer Block Diagram with Control Bits
7.2 Data Flow for Register Reference Instructions Register reference instructions are two-byte instructions, implying that after the instruction fetch, no additional access to memory is required. The first byte defines the opcode and the second byte indicates the source and destination registers. After the instruction fetch, the data flow is confined strictly to the 2901 ALU chip; this is the reason register reference instructions execute so rapidly.

Fig. 7.I may appear a bit overwhelming at first glance, but after studying and working with it for a period of time the intimidating initial impression disappears. At that point, it is certain the microprogrammer will find that periodically referring to it will prove to be quite beneficial.

Up to now, the groundwork upon which the actual research was performed has been laid. The reader should at this point possess a working knowledge of the 2901 , the 2910, of Dr. Hush's paper-designed machine and of the few, minor changes that have been made to his machine. If comprehension in any of these areas is weak, reviewing the preceeding text and references [1] and [2] is strongly urged.

The instruction set to be presented consists of 29 instructions, 11 of which are memory reference instructions, eight of which are register reference instructions, eight of which are branching instructions and two of which are I/O instructions.

### 8.1 Goals of the Instruction Set

When choosing the instructions to be included, several criteria were carefully weighed. First, the instruction set should be confined to a reasonable number of instructions, all of which in of themselves are basic, yet when integrated into a whole, form a powerful programming tool. For this reason, this machine may be considered to have a Reduced Instruction set Computer (RISC) nature, although that was not its focal point.

Strong branching was also desired. Since control of the flow for a program is dictated directly by branch statements, a large number of branching options seemed to be an inherent part of obtaining a powerful instruction set.

In addition, subroutines were to be facilitated, particularly the capability of nesting subroutines. By allowing the programmer to nest subroutines, the depth and complexity to which he may work has been substantially increased, thus promoting more efficient programs. Additionally, possessing the ability to nest subroutines adds a touch of flare to any instruction set!

Finally, an assortment of addressing modes was sought. The more methods possible in which a programmer may access data relates proportionally to the efficiency and eloquence of a program, and providing the programmer with these tools was a primary goal.

Successfully meeting the four criteria outlined above should result in a highly efficient, workable instruction set, and it is hoped that the instruction set listed in the following section is found to be so.

### 8.2 The Macroinstructions

The instructions given below compose the instruction set. These instruction are called macroinstructions, are the equivalent of a given microprocessor's assembly
language, and are executed by a series of microinstructions. Given with each mnemonic is its expanded form, the Register Transfer Notation(s) (RTNs) required, and a brief English description of what takes place upon execution of the instruction.

Memory reference instructions are listed first, register reference instructions next, branch instructions following with the $I / O$ commands concluding the section. Each group of instructions are listed by increasing opcode number which will be defined shortly. The instructions of the instruction set follow.

Memory reference instructions

| C |  | Load ACcumulator $A C<--M[e a]$ <br> A read from main memory is performed and the data is loaded into the accumulator. |
| :---: | :---: | :---: |
| SAC |  | ```Store ACcumulator M[ea] <-- AC The data stored in the accumulator is written to main memory.``` |
| AND |  | logic AND operation <br> AC <-- AC AND M[ea] <br> The data retrieved from the access to memory is ANDed with the data stored in the accumulator. The result is then stored back in the accumulator. |
| OR |  | logic OR operation $A C<-A C \text { OR M[ea] }$ <br> The data retrieved from the access to memory is ored with the data stored in the accumulator. The result is then |

stored back in the accumulator.
ADD -- ADDition operation
The data retrieved from the access to memory is added with the data stored in the accumulator. The result is then stored back in the accumulator.

SUB -- SUBtraction operation
AC <-- AC minus M[ea]
The data retrieved from the access to memory is subtracted from the data stored in the accumulator. The result is then stored back in the accumulator.

PUSH -- PUSH accumulator on stack
SP <-- SP plus 2
$M[S P]<--A C$
The Stack Pointer (SP) is adjusted so data will not be overwritten. The data located in the accumulator is written to the memory location pointed to by the stack pointer.

PULL -- PULL off stack into accumulator
AC <-- M[SP]
SP <-- SP minus 2
The top data value on the stack is read from memory and loaded into the accumulator. The stack pointer is then adjusted to point to the top valid data location.

RTI -- ReTurn from Interrupt
PC <-- M[SP]
SP <-- SP minus 2
Restore status registers
The address of the next macroinstruction is loaded from the stack into the program counter. The stack pointer is then adjusted and the status register is restored.

RTS -- ReTurn from Subroutine
PC <-- M[SP]
SP <-- SP minus 2
The address of the next macroinstruction is loaded from the stack into the program counter. The stack pointer is then
adjusted.
NOP -- No OPeration
There is no real reason for this instruction; it just seems no instruction set is complete without one!

Register reference instructions

```
INC -- INCrement
    (A 2901 reg.) <-- (A 2901 reg.) plus 1
    The selected register will be incremented
    by }1
DEC -- DECrement
    (A 2901 reg.) <-- (A 2901 reg.) minus 1
        The selected register will be decremented
        by 1.
ROR -- ROtate Right
    (A 2901 reg.) <-- ROR(A 2901 reg.)
    The selected register will be rotated
        right l bit. Note -- the CARRY bit is
        included.
ROL -- ROtate Left
    (A 2901 reg.) <-- ROL(A 2901 reg.)
        The selected register will be rotated
        left l bit. Note -- the CARRY bit is
        included.
CLR -- CLeaR
    (A 2901 reg.) <-- 0
        The selected register will be cleared,
        i.e. loaded with zeros.
COM -- COMplement
    (A 2901 reg.) <-- COM(A 2901 reg.)
        The selected register will be
        complemented, i.e. a O will become a 1 and
        vice versa.
TFR -- TransFeR
    (A 2901 reg.) <-- (A 2901 reg.)
```

The data currently in the source register will be transferred to the destination register.

HLT -- HaLT
Halt execution of machine.
A NOP is continually jumped to with the halt flag tested each time.

## Branch instructions

```
BEQ -- Branch if EQual
                If "Z" = l
                then PC <-- PC plus relative address
                else PC <-- PC plus O
                The "Z" status flag is tested. If set,
                then the relative address is sign extended
                and added to the program counter. If the
                "Z" flag is clear, then 0 is added to the
                program counter. In either case, the
                result is stored back into the program
                counter.
BNE -- Branch if Not Equal
    If "Z" = 0
        then PC <-- PC plus relative addresssE
        else PC <-- PC plus 0
        The "Z" status flag is tested. If clear,
        then the relative address is sign extended
        and added to the program counter. If the
        "Z" flag is set, then 0 is added to the
        program counter. In either case, the
        result is stored back into the program
        counter.
BGT -- Branch if Greater Than
    If "N XOR V" = 0
        then
            if "Z" = 0
            then PC <-- PC plus relative addressse
            else PC <-- PC plus o
        else PC <-- PC plus 0
        The "N XOR V" status flag is tested.
        If it is set then 0 is added to the PC. If
```

it is clear, then the "Z" status flag is tested. If the "Z" flag is clear then the relative address is sign extended and added to the program counter. If it is set, then 0 is added to the program counter.

BLT -- Branch if Less Than
If "N XOR V" = 1
then $P C<--P C$ plus relative address ${ }_{S E}$ else PC <-- PC plus 0
The "N XOR V" status flag is tested. If set, then the relative address is sign extended and added to the program counter. If it is clear, then 0 is added to the program counter.

BGE -- Branch if Greater than or Equal
If "N XOR V" = 0
then $P C<--P C$ plus relative address $S E$ else PC <-- PC plus 0
The "N XOR V" status flag is tested. If clear, then the relative addres is sign extended and added to the program counter. If it is set, then 0 is added to the program counter.

BLE -- Branch if Less than or Equal
If "N XOR V" = 1
then $P C<-\quad P C$ plus relative address $S_{E}$ else
if "Z" = 1
then $P C<--P C$ plus relative address $S_{S E}$ else PC <-- PC plus o
The "N XOR V" status flag is tested. If set, then the relative address is sign extended and added to the program counter. If it is clear, then the "Z" status flag is tested. If set, then the relative address is sign extended and added to the program counter. If clear, then 0 is added to the program counter.

BSR -- Branch to SubRoutine
SP <-- SP plus 2
$\mathrm{M}[\mathrm{SP}]<--\mathrm{PC}$
PC <-- PC plus relative address $S E$
The stack pointer is adjusted so that data will not be overwritten. The program counter is then pushed onto the stack and
the relative address sign extended and added to the program counter.

BRA -- BRanch Always
PC <-- PC plus relative address SE The relative address is sign extended and added to the program counter.

I/O instructions

DO -- Do Output
The accumulator will output its data to an output device.

DI -- Do Input
AC <-- Data
The accumulator will receive data from an input device.

### 8.3 Bit Formats

Instructions are either two or four bytes in length with the opcode always occupying the first byte. The second byte fulfills a variety of roles and the third and fourth bytes provide either an address or data. Details are now given.

All memory reference instructions must occupy four bytes and Fig. 8.1 illustrates the prescribed bit format. As previously mentioned, the first byte specifies the opcode. Please note that the first four bits are all set to I's. This signals to the CPU that a memory reference


Figure B. 1 Bit Format for Memory Reference Instructions
instruction is being executed and that regardless of the opcode, an ea calculation needs to be computed prior to the execution of the instruction. This leaves four bits in Which 16 memory reference instructions may be defined.

The second byte specifies the addressing scheme and the register to be used while the third and fourth bytes provide either a data value or a relative address. Data is provided by bytes three and four for immediate addressing, the address of the data for direct addressing, the address of the address of the data for indirect addressing, the data to be added to the PC for relative addressing and the register to be indexed off of for indexed addressing. Examples of ea calculation for all of these addressing schemes are given in appendix A.

Register reference instructions are two bytes in length and their format is pictured in Fig. 8.2. A register reference instruction is specified by setting the first four bits of the opcode to $\mathrm{OOOl}_{2}$. The last four bits in the opcode indicate which specific operation to perform.

The second byte is also divided into two fields of four bits each, and they determine the source register (bits 8 - 11) and the destination register (bits 12 - 15) for the instruction. These are loaded directly from the IR into the ASEL and BSEL fields of the 2901 via mode 112 as described previously in chapter four.


Figure B. 2 Bit Format for Register Reference Instructions

The third format, illustrated in Fig. 8.3 is for branching instructions. A branch instruction is indicated by setting the first four bits of the opcode to 0010 , and allowing bits $4-7$ to define the specific branch desired.

The second byte of a branch instruction provides a relative address which must be sign extended and added to the PC. The sign extension capability is performed via the hardware designed by Dr. Hush and simply converts a byte into a full 16 -bit word. This is accomplished by copying the most significant bit of the 8 -bit byte into the most significant byte of the newly formed 16 -bit word!!

The final instruction format, viewed in Fig. 8.4 is for the $I / O$ instructions. The first seven bits must be cleared to 0 with the least significant bit indicating whether an input or output command is being issued.

The second byte contains the device code to which the data is to be either written to in the case of an output command, or read from in the case of an input command. $2^{8}$ combinations allow $256 \mathrm{I} / 0$ devices to be connected to the system.

At this point a few words of warning seem appropriate. The instruction set allows the programmer many capabilities and careful attention must be paid to the detail in specifying each task. For example, the instruction set permits the programmer to clear the $S P$. Doing this in the


Figure B. 3 Bit Format for Branch Instructions

| Opcode |  | Device Code |  |
| :--- | :--- | :--- | :--- | :--- |
| $\square$ | 7 | $B$ | 15 |



Figure 0.4 Bit Format for $I / O$ Instructions
vast majority of cases would prove detrimental to further execution and successful completion of the program, yet allowing this to occur is facilitated just in case the need ever should arise. Also, rotating a given register and then storing the result in a different register is possible. The occasions where this is necessary are probably more common than clearing the $S P$, but a frequent use of this capability certainly isn't anticipated.

In summary, the instruction set has been given along with a breakdown of the various bit formats. The function of each byte of the four types of instructions, memory reference, register reference, branch and $I / O$ has been defined and subsequently clarified.

## 9 -- The ILL

9.1 Purpose of the ILL

To accommodate the generation of the control bits, an Intermediate Language Level (ILL) instruction set was developed, simply referred to from now on as "ILL." The utility of the ILI lies in the realization that it aids in bridging the conceptual gap present between the instruction set and the l's and o's. The ILL lends the microprogrammer an additional tool for microprogramming the machine and should facilitate breaking down the macroinstructions into their various microinstructions.

The ILL is a set of 42 commands which are used to decompose the macroinstructions into their respective control bits and the particular ILL developed was named "Later Daze!" Once these control bits are generated, they require only to be stored in the $C S$ to obtain a complete microprogrammed machine. The power of an ILL is manifested once the microprogrammer becomes familiar enough with it that he can think and program using the ILL. Without an ILL, he must jump directly from the macroinstruction level to the 1's and 0's which define the microinstruction. The existence of an ILL will fill this conceptual deficiency and thus act as an interagent between these two levels of thought.

The particular ILL developed assumes a pseudo-assembly language format, which should prove to be fairly easy for the microprogrammer to become accustomed to. A thorough understanding of each ILL command is essential for fully utilizing the convenience and power of such a tool.

As one last reminder before the ILL commands are introduced, it is stated that they strongly resemble assembly language commands; in fact, some of them are the exact same. However, care must be taken to distinguish between assembly language commands and ILI commands; they are in nowise identical! An assembly language command is a member of the instruction set, a.k.a. a macroinstruction. A macroinstruction is performed by execution of one or more microinstructions, a.k.a. ILL commands. Each microinstruction is represented by a unique ILL command.
9.2 ILL Description
ACTOBUS $--\quad$ BUS <-- AC
$\quad$ The accumulator is transferred to the

$\quad$ IUS. This instruction is usposed for

ADD $\quad-\quad$ The accumular AC plus D plus cin The accumulator receives the sum of what is currently in the accumulator plus the $D$ inputs of the 2901 (this will usually be the result of an offchip access to memory) plus the value of the CARRY bit.

AND - $\quad$ AC <-- AC AND D
The accumulator receives the result of a logical AND operation performed on

is then acknowledged.

| INCPCMAR | PC <-- PC plus 2 <br> MAR <-- PC new <br> The program counter is incremented by 2 and this result is transferred to the memory address register. |
| :---: | :---: |
| INCSPMAR | $\begin{aligned} & S P<--S P \text { plus } 2 \\ & M A R<--S P \text { new } \end{aligned}$ <br> The stack pointer is incremented by 2 and this result is transferred to the memory address register. |
| INIT | $P C<-\quad 0$ <br> The program counter is loaded with zeros. |
| LAC | $A C<--M[e a]$ <br> The accumulator is loaded with the data read from memory. |
| LIRPCINC | IR <-- M[ea] <br> PC <-- PC plus 2 <br> The instruction register is loaded with the data read from memory and the program counter is incremented by 2. |
| LPC | $P C<--M[e a]$ <br> The program counter is loaded with the data read from memory. |
| LPCRS | $P C<--M[e a]$ <br> Restore status bits <br> The program counter is loaded with the data read from memory and the status bits are restored. |
| LTEMP1 | TEMP1 <-- M[ea] <br> The TEMP1 register is loaded with the data read from memory. |
| NOP | No operation is performed. |
| OR | $\begin{gathered} A C<--A C \text { OR } D \\ \text { The accumulator receives the result of } \end{gathered}$ |

a logical OR operation performed on the contents of the accumulator with the D inputs of the 2901.


|  | (A 2901 reg.) <br> The TEMP1 register receives the result of adding the TEMPI register with the specified register. |
| :---: | :---: |
| TEMPC | TEMP1 <-- TEMP1 plus PC <br> The TEMP1 register receives the result of adding the TEMP1 register with the program counter. |
| TFRIA | -- (A 2901 reg.) <-- (A 2901 reg.) The destination register receives the contents of the source register. The source register is specified in the IR and the destination register by the BSEL field in the PIR. This instruction is used when indexed addressing is being used. |
| TFRRR | -- (A 2901 reg.) <-- (A 2901 reg.) <br> The destination register receives the contents of the source register. Both the source and destination registers are specified in the IR. |
| TINT | MAR <-- PC plus 2 <br> Test for interrupt <br> The program counter is incremented by 2 and transferred to the memory address register. The interrupt status flag is tested. |
| TNVO | PC <-- (PC plus rel. addr.sE <br> /PC plus 0) <br> Test for "N XOR $V$ " $=0$ <br> Depending on the result of the test condition, the program counter receives the result of one of two sums: either the program counter plus the sign extended relative address or the program counter plus zero. |
| TNVONC | Test for "N XOR V" = 0 <br> The "N XOR V" status flag is tested to see if it is clear. No computations are performed. |
| TNV1 | ```PC <-- (PC plus rel. addr.se /PC plus 0) Test for "N XOR V" = 1 Depending on the result of the test``` |

condition, the program counter receives one of two sums: either the program counter plus the sign extended relative address, or the program counter plus zero.


Test for "Z" = 1
Depending on the result of the test condition, the program counter receives one of two sums: either the program counter plus the sign extended relative address, or the program counter plus zero.

The same warnings mentioned at the end of chapter eight also apply here. The ILI gives the microprogrammer much power when coding microroutines, but this strength also introduces the possibility of severe errors. For instance, it is possible to increment a certain register but store it in a different register! Likewise, a register may be transferred to itself. Suffice it to say that a solid understanding of each ILL command and its exact function are vital to effective microprogramming.

### 9.3 ILL Control Bit Specifications

Each individual ILL command requires a specific set of control bits to be set or cleared. These control bits are related to the CPU, the BUS, and sometimes memory and I/O devices depending on the particular command.

With the exception of the seven test commands, the control bits driving the 2910 are independent of the ILL commands. That is, the control bits associated with the next address generation part of the microinstruction are completely independent from the "action" part. As a result, a complete microinstruction is a concatenation of two types of control bits: those generated by the particular ILL and those necessary for the next address generation. This should be intuitively obvious since an operation is performed with no prior knowledge as to the location of the succeeding instruction.

With this in mind, the control bits for each ILL command are now listed. Unless specified otherwise, all value are given in binary. Clarifications are given in section 9.4 for various operations that differ in their method of transferring data. Note that these are not complete microinstructions. Complete microinstructions, ILL commands with the addition of the next address control bits, are presented in appendix A.


## ADD

| 2901 |  |  |
| :---: | :---: | :---: |
|  |  |  |
| $\mathrm{I}_{5-0}$ | $=000101$ | D plus A plus Cin |
| $\mathrm{C}_{\text {in }}$ | $=1$ | $C_{\text {in }}$ from CARRY bit |
| Ss | $=1$ | Set status bits |
| BUS | $=1$ | D inputs of 2901 come from BUS |
|  |  |  |
| $\mathrm{M}_{\mathrm{M}}^{\mathrm{M} E} \mathrm{~L}$ | $=00$$=0011$ | Normal mode |
|  |  |  |
| $\begin{aligned} & I_{8-\sigma} \\ & B S E L \end{aligned}$ | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  |  |
|  |  |  |
|  |  |  |
| BUS |  |  |
| MEMSEL | $=1$ | Read from memory |
| $\mathrm{R} / \mathrm{W}$ | $=1$ |  |

D AND A
"Carry in" $=0$

Set status bits D inputs of 2901 come from BUS

Normal mode AC

Result to AC

Read from memory

CLR

| 2901 |  |  |
| :---: | :---: | :---: |
| $\mathrm{I}_{5-0}$ | $=000111$ | D plus 0 |
| Cin | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
| SS | $=1$ | Set status bits |
| $\mathrm{M}_{1}{ }_{\text {, }} \mathrm{O}$ | $=11{ }^{\text {* }}$ | Reg. ref. mode |
| ASEL | = 0011 | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| BUS | $=0$ | 0 to D inputs |
| $\mathrm{DS}_{1}$, 0 | $=00$ |  |
| Immed. | $=00000000$ |  |
| $\mathrm{I}_{8-6}$ | $=010$ | Result to |
| BSEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| BUS |  |  |
| $\mathrm{BS}_{1,0}$ | $=00$ | Nothing to BUS |



## DCRTOBUS

|  | 2901 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 |
|  | ${ }_{0}{ }_{0}$ | $=0$ $=0$ | "Carry in" = 0 |
|  |  | $=00$ $=0000$ | Normal mode DCR |
|  | $I_{8-6}$ | $=000$ | Don't store result |
|  | BUS |  |  |
|  | $\overline{\text { BS }}_{\text {I/ }}^{\text {I }}$, ${ }_{\text {SEL }}$ | $=01$ $=1$ | Result to I/O |
|  | I/O SEL |  | device as a |
|  | I/O S/D | $=0$ |  |

DEC


FORPC


HLT

All control bits set to 0


| 2901 |  |  |
| :---: | :---: | :---: |
| $\mathrm{I}_{5-0}$ | $=000101$ | D plus A |
| $\mathrm{Cin}_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
| M ${ }_{1}$ O | $=00$ | Normal mode |
| ASEL | $=1110$ | SP |
| BUS | $=0$ | 2 to D inputs |
| $\mathrm{DS}_{1}$ \% ${ }^{\text {d }}$ | $=00$ |  |
| Immed | $=00000010$ |  |
| $\mathrm{I}_{8-6}$ | $=011$ | $Y<--F$ output |
| BSEL | $=1110$ | SP |
| BUS |  |  |
|  | $=01$ | Y output to BUS |
| LDMAR | $=1$ | - output to BUs |
| INTACK | $=1$ |  |

## INCPCMAR

| 2901 |  |  |
| :---: | :---: | :---: |
| $\mathrm{I}_{5-0}$ | $=000101$ | D plus A |
| $\mathrm{C}_{\text {in }}$ | $=0$ $=0$ | "Carry in" $=0$ |
|  | $=0$ |  |
| $\mathrm{M}_{1}$, 0 | $=00$ | Normal mode |
| ASEL | $=1001$ | PC |
| BUS | $=0$ | 2 to D inputs |
| DS 1 | $=00$ |  |
| Immed. | $=00000010$ |  |
|  |  |  |
| ${ }_{18}{ }_{8-6}$ | $=011$ | Result to PC |
| BSEL | $=1001$ |  |
| BUS |  |  |
| $\mathrm{BS}_{1} 0$ | $=01$ | Y output to BUS |
| LDMAR | $=1$ | Y |

INCSPMAR

| 2901 |  |  |
| :---: | :---: | :---: |
| $\overline{I_{5-0}}$ | $=000101$ | D plus A |
| Cin | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
|  |  |  |
| $\mathrm{M}_{1} \mathrm{O}$ | $=00$ | Normal mode |
| AStL | $=1110$ | SP |
| BUS | $=0$ | 2 to D inputs |
| $\mathrm{DS}_{1}, 0$ | $=00$ | to D inputs |
| Immed. | $=00000010$ |  |
| $\mathrm{I}_{8-6}$ | $=011$ | Y <-- F output |
| BSEL | $=1110$ | SP |
| BUS |  |  |
| $\mathrm{BS}_{1}{ }_{0}$ | $=01$ | Y output to BUS |
| LDMAR | $=1$ |  |



## LAC

| $\frac{2901}{I_{5-0}}$ | $=000111$ |
| :--- | :--- |
| $\mathrm{C}_{\mathrm{in}}$ | $=0$ |
| 07 I | $=0$ |
| SS | $=1$ |
| BUS | $=1$ |
|  |  |
| $\mathrm{M}_{1,0}$ | $=00$ |
| $\mathrm{I}_{8-6}$ | $=010$ |
| BSEL | $=0011$ |
|  |  |
| $\frac{\text { BUS }}{\text { MEMSEL }}$ | $=1$ |
| $\mathrm{R} / \bar{W}$ | $=1$ |

D plus 0
"Carry in" $=0$

Set status bits
D inputs of 2901 come from Bus,

Normal mode
Result to AC

Read from memory


## LPC




## LTEMP



NOP

All control
bits = 0

OR


PCREL


## PCTEMP1



ROL

| 2901 |  |  |
| :---: | :---: | :---: |
| $\overline{I_{5-0}}$ | $=000100$ | A plus 0 |
| $\mathrm{C}_{\text {in }}$ | $=1$ | Include CARRY |
| SS | $=1$ | Set status bits |
|  | $=11$ | Reg. ref. mode |
|  | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| $\mathrm{I}_{8-6}$ | $=110$ | ROL - Result to |
| BSEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  |  |  |
| BUS |  |  |
| $\mathrm{BS}_{1,0}$ | $=00$ | Nothing to BuS |


| 2901 |  |  |
| :---: | :---: | :---: |
| $\overline{I_{5-0}}$ | $=000100$ | A plus 0 |
| $c_{\text {in }}$ | $=1$ | Include CARRY |
| SS | $=1$ | set status bits |
| $\mathrm{M}_{1}$, 0 | $=11$ | Reg. ref. mode |
| ASEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| $\mathrm{I}_{8-6}$ | $=100$ | ROR -- Result to |
| BSEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  |  |  |
| BUS |  |  |
| $\mathrm{BS}_{1,0}$ | $=00$ | Nothing to Bus |

SAC

| 2901 |  |  |
| :---: | :---: | :---: |
| $\overline{\mathrm{I}} 5$ | $=000100$ | A plus 0 |
| $c_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
| SS | $=1$ | Set status bits |
| $\begin{aligned} & \mathrm{M}_{1} \mathrm{C} \\ & \text { ASEL } \end{aligned}$ | $=00$ | Normal mode |
|  | $=0011$ | AC |
| $\mathrm{I}_{8-6}$ | $=000$ | Y <-- F output |
|  |  | Don't store result |
|  |  |  |
| BUS |  |  |
| MEMSEL | $=1$ | Write to memory |
| $R / \bar{W}$ | $=0$ |  |


| 1 | 2901 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\overline{I_{5-0}}$ | $=000100$ | A plus 0 |
|  | Cin | $=0$ $=0$ | "Carry in" $=0$ |
|  |  | $=0$ |  |
|  | M ${ }_{1}$ - | $=00$ | Normal mode |
|  | ASEL | $=1001$ | PC |
|  | $\mathrm{I}_{8-6}$ | $=000$ | Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  |  | $=01$ | Write PC to memory |
|  | MEMSEL | $=1$ | Write PC to memory |
|  | $\mathrm{R} / \overline{\mathrm{W}}$ | $=0$ |  |

## SPMARDEC




## TEMAR

| 2901 |  |  |
| :---: | :---: | :---: |
| $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 |
| $\mathrm{C}_{0} \mathrm{in}$ | $=0$ $=0$ | "Carry in" $=0$ |
|  |  |  |
| $\mathrm{M}_{1} \mathrm{O}^{\circ}$ | $=00$ | Normal mode |
| AStL | $=0100$ | TEMP1 |
| $I_{8-6}$ | $=000$ | $\mathrm{Y}<--\mathrm{F}$ output |
|  |  | Don't store result |
| BUS |  |  |
| $\mathrm{BS}_{1} \mathrm{o}$ | $=01$ | Y output to BUS |
| LDMAR | $=1$ |  |


| 2901 |  |  |
| :---: | :---: | :---: |
| $\underline{I_{5-0}}$ | $=000001$ | A plus B |
| $\mathrm{C}_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
| $\mathrm{M}_{1}$ | $=10$ | Index mode |
| ASEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| BSEL | $=0100$ |  |
| BSEL |  | TEMP1 |
| $\mathrm{I}_{8-6}$ | $=010$ | Store result |
| BUS |  |  |
| BS ${ }_{1,0}$ | $=00$ | Nothing to Bus |

## TEMPC

| $\frac{2901}{I_{5-0}}$ | $=000001$ |
| :--- | :--- |
| $C_{\text {In }}$ | $=0$ |
| 071 | $=0$ |
| $M_{1}, 0$ | $=00$ |
| ASEL | $=1001$ |
| BSEL | $=0100$ |
| $I_{8-6}$ | $=010$ |
| $\frac{B U S}{B_{1}}, 0$ | $=00$ |

A plus B
"Carry in" $=0$

Normal mode PC TEMP1

Store result

Nothing to BUS

| 2901 |  |  |
| :---: | :---: | :---: |
| I5-0 | $=000100$ | A plus 0 |
| $\mathrm{C}_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
| 071 | $=0$ |  |
| SS | $=1$ | Set status bits |
| $\mathrm{M}_{1} \mathrm{O}$ | $=10$ | Ind. addr. mode |
| ASEL | $=0011$ | AC |
|  |  |  |
| ${ }^{1} 8-6$ | $=010$ | Result to |
| BSEL | $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
| BUS |  |  |
| $\overline{B S_{1}} \mathbf{0}$ | $=00$ | Nothing to BUS |

TFRRR

| - | 2901 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 |
|  | $\mathrm{C}_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
|  | 071 | $=0$ |  |
|  | SS | $=1$ | Set status bits |
|  |  |  |  |
|  | $\mathrm{M}_{1}{ }^{\text {e }}$ | $=11$ | Reg. ref. mode |
|  | ASEL | $=0011$ |  |
|  |  | 1110 | SP |
|  |  | 1010 | IX |
|  |  | 1011 | IY |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}$ | $=010$ | Result to |
|  | BSEL | $=0011$ | AC |
|  |  | 1110 | SP |
|  |  | 1010 | IX |
|  |  | 1011 | IY |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  | $\overline{B S}_{1}, 0$ | $=00$ | Nothing to Bus |


| 2910 |  |
| :---: | :---: |
| $\mathrm{T}_{3-0}$ | $=0101$ |
| 2901 |  |
| $\mathrm{I}_{5-0}$ | $=000101$ |
| $C_{\text {cin }}$ | $=0$ |
| 071 | $=0$ |
| $\mathrm{M}_{1} \mathrm{O}$ | $=00$ |
| AStL | $=1001$ |
| BUS | $=0$ |
| $\mathrm{DS}_{1}$, ${ }^{\text {a }}$ | $=00$ |
| Immed. | $=00000010$ |
| $\mathrm{I}_{8-6}$ | $=000$ |
| BUS |  |
| $\mathrm{BS}_{1}{ }_{0}$ | $=01$ |
| LDMAR | $=1$ |

Test for interrupt

A plus D
"Carry in" $=0$

Normal mode PC

2 to $D$ inputs

Don't store result

Y output to BUS

TNVO

$\frac{2910}{T_{3-0}}=0111$
All other control
bits $=0$

| 2910 |  |  |
| :---: | :---: | :---: |
| $\mathrm{T}_{3-0}$ | $=0111$ | Test for "N XOR V" |
|  |  |  |
|  |  |  |
| 2901 |  |  |
| $\mathrm{I}_{5-0}$ | $=000101$ | D plus A |
| $\mathrm{C}_{\text {in }}$ | $=0$ | "Carry in" $=0$ |
| 071 = 0 |  |  |
|  |  |  |
| $\begin{aligned} & M_{1}{ }_{\text {AS }} 0 \stackrel{0}{L} \end{aligned}$ | $=00$ | Normal mode |
|  | $=1001$ | PC |
|  |  |  |
| BUS | $=0$ | 2nd byte of IR |
| $D S_{1,0}=10$ |  | to $D$ inputs |
| SE $\quad=1$ |  | sign extend <br> Enable test to • <br> force $D$ inputs to 0 <br> Result to PC |
| TE | $=1$ |  |
| I 8 -6BSEL |  |  |
|  | $=010$ $=1001$ |  |
|  | $=1001$ |  |
|  |  |  |
| BUS |  |  |
| $\overline{B S}_{1}, 0$ | $=00$ | Nothing to BUS |

TNVINC


TZO


| 2910 |  |  |
| :---: | :---: | :---: |
| T3-0 | $=0100$ | Test for "Z" |
| 2901 |  |  |
| $\mathrm{I}_{5-0}$ | $=000101$ | D plus A |
| Cin | $=0$ $=0$ | "Carry in" $=0$ |
| $071=0$ |  |  |
| $\mathrm{M}_{1} \mathrm{O}$ | $=00$ | Normal mode |
| ASEL | $=1001$ | PC |
| BUS | $=0$ | 2nd byte of IR |
| $\mathrm{DS}_{1,0}$ | $=10$ | to $D$ inputs |
| SE | $=1$ | Sign extend |
| TE | $=1$ | Enabie test to <br> force $D$ inputs to 0 |
| $I_{8-6}$ | $=010$ | Result to PC |
| BSEL | $=1001$ |  |
| BUS |  |  |
| $\mathrm{BS}_{1,0}$ | $=00$ | Nothing to BUS |

### 9.4 ILL Examples

When writing the microcode and decomposing the macroinstructions into their respective ILL commands, a certain thought process must be adopted, and five examples of this thought process are now given. This identical procedure must be completed for every instruction in the instruction set, and the examples were intentionally chosen to illustrate the control bit generation approach for instructions with diverse data flows. Note -- looking at

Figs. 4.1 and 5.1 may be helpful while stepping through these examples.

LAC -- In order to load the AC, an access to memory must be made. It is assumed that the ea has already been computed and is currently in the TEMPl register. The first thing that needs to be done is to send the data in TEMP1, i.e. the ea to the MAR. This is the ILI command TEMAR. Once this is accomplished, the AC needs to be loaded with the data to which the MAR is referring. This is the LAC ILL command.

ADD -- This instruction also requires an access to memory and as before, the ea is assumed to be located in TEMP1. Transferring the ea to the MAR is necessary, so TEMAR is called. The next microinstruction must add the data read to the $A C$ and store the result in the $A C$. This is the ADD ILL command.

PUSH -- The value in the $A C$ is to be pushed on the stack. The SP is adjusted so that it always points to valid data, therefore implying that it must be incremented before pushing new data onto it. This incremented $S P$ value is then sent to the MAR, and this is done by the ILL
command INCSPMAR. Now the data in the AC must be stored to where the MAR is pointing. This is simply the SAC ILL command.

INC -- This example is practically trivial. The given register is incremented. Obviously, the INC ILL command is requested.
$B E Q$-- This instruction requests a branch if the result of a previous operation was equal to zero. The "Z" status flag must therefore be tested to see if it is set. The resulting ILL command is TZl.

Several of these examples required two ILL commands to complete their execution. These commands need to be executed sequentially, hence placing them sequentially in the CS is the logical arrangement. The next address part of all the "last" microinstructions would invoke a jump to the microinstruction routine that fetches the next macroinstruction. For this particular implementation project, this was cs location $1000_{8}$.

Remembering and attempting to keep the numerous control bits from avalanching into a hopeless state of meaningless l's and o's certainly may seem to be a sizeable task. For this reason, a summary of all the control bits is now given with an explanation of their function.
10.1 Next Address Generation (2910) Control Bits

I-
-- These four bits determine which instruction the
2910 will execute. They are summarized in Table 5.1, page 28.
$\mathrm{T}_{3-0}$-- If a status flag needs to be tested for a conditional jump instruction, these four bits indicate which status flag to test. They are summarized in Table 5.2, page 31.

POL -- This bit allows a test condition to be performed for either positive or negative polarity.
$0==>$ Positive polarity 1 ==> Negative polarity
$S_{1,0}$-- These bits determine where the $D$ inputs to the 2910 will come from. See Table 5.4 , page 32 .

NA -- This is the Next Address field. This is a 12bit field which supplies a potential address for the CS.
10.2 Arithmetic Logic Unit (2901) Control Bits
$I_{2-0}--$ These three bits determine eight possible combinations for the ALU source operands. These bits are summarized in Table 4.1 , page 15.
$I_{5-3}$-- These three bits determine eight possible combinations for the ALU function. These bits are summarized in Table 4.2, page 15.

| $c_{\text {in }}$ | ```This bit indicates whether the carry in value comes from the CARRY bit or from 0/1. 0 ==> Carry comes from 0/1 1 ==> Carry comes from CARRY bit``` |
| :---: | :---: |
| 0/1 | This bit functions as a forced set or clear for $c_{\text {in }}$. |
| $\mathrm{M}_{1,0}$ | These two bits determine four modes in which the ALU can operate. See Table 4.6 , page 20. |
| ASEL | This four-bit field selects one of the 16 RAM locations to be fed into the A inputs of the 2901 ALU. See Table 4.5, page 20. |
| BSEL | This four-bit field selects one of the 16 RAM locations to be fed into the $B$ inputs of the 2901 ALU. BSEL also functions as the address of the destination register. See Table 4.5, page 20. |
| SE | This bit indicates if the D inputs to the 2901 should be sign extended. <br> $0=\Rightarrow$ Do not sign extend. <br> $1 \Rightarrow=>$ Sign extend. |
| TE | This bit allows the test result to force the D inputs to zero. <br> $0 \Rightarrow$ Do not allow force to occur <br> $1=\Rightarrow$ Allow force to occur |
| SS | This bit allows the status flags to be set from the resulting ALU operation. <br> $0 \Rightarrow \Rightarrow$ Do not allow status flags to be set <br> $1=\Rightarrow$ Allow status flags to be set |
| BUS | If set, this bit indicates that the $D$ inputs of the 2901 will come from the Bus. Otherwise, the D inputs are determined by $\mathrm{DS}_{1,0}$. |
| $D S_{1,0}$ | Assuming BuS is clear, these two bits determine the source of the $D$ inputs to the 2901. See Table 4.9, page 22. |
| Immed. | If $D S_{1,0}$ is 00 , Immed. supplies an immediate valuefor the $D$ inputs to the 2901. |
| $I_{8}$ | These bits determine the destination of the result of the ALU operation as well as whether it should be shifted or not. Finally, the |

source of the $Y$ output is determined. The function of these bits is summarized in Table 4.4, page 18.
10.3 BUS Control Bits
$\mathrm{BS}_{1,0}$-- These two bits determine what data is transferred to the BUS. Table 4.8, page 22 summarizes these control bits.

LDMAR -- This bit indicates that the MAR is to be loaded with the value currently on the BUS. $0=>$ Do not load MAR 1 ==> Load MAR

LDIR -- This bit indicates that the IR is to be loaded with the value currently on the BUS. $0==>$ Do not load IR $1 \Rightarrow$ Load IR

MEMSEL -- This bit indicates that a transfer to or from memory is to take place. $0==>$ Memory is not selected 1 ==> Memory is selected
R/W -- This bit specifies whether a read or a write operation is to occur. 0 = $\Rightarrow$ Write 1 ==> Read

I/O SEL -- This bit determines if a transfer to or from an I/O device is to take place.
$0=\Rightarrow$ No I/O transfer
$1==>$ I/O transfer
I/O S/D -- When I/O SEL is set, this bit determines whether the status of a device is requested or if data is being sent.
$0=\Rightarrow$ Data is being sent
$1=\Rightarrow$ Device status is being requested
INTACK -- This bit acknowledges that an I/O device is prompting to be serviced.
$0==>$ No acknowledgment
1 => Acknowledge interrupt
10.4 Control Bit Layout

Sections 10.1 through 10.3 listed the control bits. These bits are arranged as illustrated in Fig. 10.1, and this particular ordering was chosen to parallel Dr. Hush's machine as much as possible.
Figure 10.1 Control Bit Organization

| 01 | 2-13 | 14-17 |  | 18 | 19-22 |  | 23-30 |  | 3132 |  | 33 | 34 | 35 | 36-39 |  | 40-43 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s(1.8) | M | 1(3-8) |  | ma |  | (3-4) | immediate |  | pse(1,0) |  | mus | sc | TE | Asel |  | 1850. |  |
| 4445 | 46-4 |  | 49-54 |  | 55 | 56 | 57 |  | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 |
| M(1.e) | 1(10-5) | 1(5-a) |  |  | 81 | c(in) | ss | 日s(1.a) |  | L0IN | memsel | m* | L.DMar | I/0 sel $1 / 0$ a/d intack rs |  |  |  |

## 11 -- Control Store

The Control Store (CS) is a 4 k X 67-bit ROM in which the microcode is stored. The scheme for determining the location of each microinstruction is arbitrary and completely at the discretion of the individual microprogrammer, but the method prescribed by Dr. Hush appeared straightforward and was adopted.

The macroinstruction execution "start area" is locations $2000_{8}$ through 29998 . The exact location for each instruction was determined by the particular opcode. The LAC macroinstruction for example, has the opcode value of $11110000_{2}$. Reading left to right in groups of 3 bits (octal conversion), it is found that location $2740_{8}$ is where the first microinstruction needed to execute the LAC macroinstruction resides. Likewise, SUB has an opcode value of $11110101_{2}$, resulting in location $2752_{8}$ housing the first microinstruction, and BNE with an opcode of $00100001_{2}$ starts at location $2102_{8}$.

Recall that when a memory reference instruction is invoked, the ea must first be calculated. Locations $3000_{8}$ through 30778 are reserved for these computations. Relative addressing has values of $0011 X_{X X X}^{2}$ for bits 8 through 15. Reading as described above, 30148 emerges as the location.

Location $1000_{8}$ was chosen to be where the FETCH routine which fetches the next macroinstruction is located. Once again, $1000_{8}$ was purely arbitrary as long as the microprogrammer remains consistent throughout the stages of his coding.

The microcode section for the interrupt servicing routine is stored in locations $0400_{8}$ through 04038 and the initialization routine is at location $0000_{8}$ in the cs.

The CS memory map summarizing the above outline, is pictured in Fig. 11.1, and all of the locations not specifically reserved remain available to the microprogrammer for various routines deemed necessary.
cs location*

*
addresses given in octal
Figure 11.1 Control Store Memory Map

### 12.1 Existence of a Tool

In an attempt to relieve the microprogrammer from an excessive amount of work with l's and 0's, a tool to aid in the process of microcoding was developed. This tool is a computer program written in $C$, which will generate the control bits from a minimal amount of data. Only the ILL command, the cs location and five other parameters must be specified. The advantage of this program however, is that the last five elements are all related to the next address generation, and this removes the microprogrammer entirely from the data flow part of the microinstruction. This substantially raises the conceptual level: the microprogrammer needs only to determine what instruction will reside in each cs location and a few parameters dealing with testing conditions; every control bit related to the data flow is generated automatically and thus appears as a black box.

### 12.2 Parameters to be Specified

As stated above, the ILL command and its location in the cs must be specified. Also required for successful implementation of the program are the following:

1. it must be known if the next microinstruction to be executed is stored in the next
sequential CS location or if it needs to be jumped to;
2. it must be known where the $D$ inputs to the 2910 originate. See Table 5.4, page 32. In the vast majority of cases, these inputs will be located in the NA field of the microinstruction register. As a matter of fact, the only time this will not apply is for ea calculations and the macroinstruction fetch routine, both of which are written only once. Therefore, unless a specific microcode routine is being written, a value of 0 for this parameter will be used for all instructions;
3. the NA field must be known. This involves no more than deciding the location for each microinstruction;
4. if a conditional jump instruction, i.e. a "test" ILL command is being executed, then the appropriate status flag must be specified. See Table 5.2, page 31; and
5. assuming a test instruction, the polarity must be determined.

Once these parameters have been determined, the microprogrammer needs only to decide the cs location for each microinstruction; the program receives this data, generates the complete microinstruction and stores it in the given CS location.

Appendix B contains the input file which the program reads for the particular instruction set presented in this paper. The following format is required:

ILL command -- j_or_ns -- s -- NA -- flag -- pol -- cs_loc. The order of the input data is purely arbitrary.

The output of the program is a memory dump to a file and the memory dump for this instruction set may be viewed in appendix $C$. Please note that only the memory locations with relevant data are listed.

### 12.3 Dissection of the Program

The computer program, a highlevel flowchart of which appears in Fig. I2.1, consists of a main function and three "sub-functions." The main function calls these other functions to perform specific tasks.

The main function prompts the user for the name of the input and output files. The input file must of course already exist. This is not so with the output file however; the output file may exist, but if it does not, $C$ will create it.

The clear function which clears, i.e. sets to 0 all the control bits is then called. The control bits need to be cleared each time so that a control bit that has been set for one ILL command will not carry over into the next ILL command's generation process. The clear function receives as its parameters all of the control bits.

One line of the input file is then read. This line contains the information discussed in section 12.2.

The generate function which performs the actual control bit generation is then called. Internal to this function is a mass of case and nested case statements which


Figure 12.1 High-level Flowchart
parse the ILL command. Once the command has been parsed and the appropriate control bits for the data flow generated, the control bits for the next address generation part of the microinstruction are produced. This involves more case statements, but these are to a lesser degree of complexity.

Control is then returned to the main function which outputs the generated bits to the screen. This allows the user to verify the control bits if he wishes.

The main function then calls store() which stores the control bits in the specified $C S$ location. The sequencing of the control bit fields is illustrated in Fig. 10.1.

The final operation performed by the main function is a memory dump to the output file.

The main, clear, generate and store functions appear in appendix $D$. They have been documented and commented quite extensively, so following the logic and sequence of operations should pose no problem for the reader.

An abundant amount of work for the future is provided by this machine. Chronologically, the next reasonable step would be to physically build the machine and implement the given microcode. Enhancing the system by upgrading the memory, using the 2903 or 29203 rather than the 2901 , etc. would be favorable. Applications to the classroom are practically limitless. Students could construct parts of the hardware as group efforts, interface and subsequently integrate these parts into a functional whole. Once the hardware aspect is completed, vast amounts of software could be written, both at the assembly language level and at the ILL. Additionally, different instruction sets could be implemented, which could lead to a study dealing with the characteristics of various instruction sets.

If a less ambitious or an individual project is desired, an excellent exercise in microprogramming could be obtained by writing the microcode for a different instruction set. Doing this would certainly bring to light many of the finer aspects involved with microprogramming a machine that are oftentimes overlooked in the classroom.

## 14 -- Conclusion

The primary focus of this research was to develop a workable knowledge of a 16 -bit stack machine designed by Dr. Don Hush and to implement the control unit of a specific instruction set via microcode. To this end an Intermediate Level Language (ILL) was devised which represented the various required data transfers and was utilized when undergoing the breakdown of the macroinstructions.

Each ILL command dictates a unique set of control bits in completing the "action part" of a microinstruction and a program was then written which simulated this process of control bit generation.

The original objectives of verifying that an instruction set could actually be implemented on Dr. Hush's machine, providing a simple, illustrative example of microcoding, and producing a tool in the form of a computer program were all met.

## References

1. "The Design Proposal of a I6-bit Microprogrammed Stack Machine", Hush, Don Rhea, Kansas State University,
2. 
3. Bipolar Microprocessor Logic and Interface, 1985 Data
4. Computer Design, Langdon, Glen G., Jr., Computeach
5. Structured Computer Organization, Tanenbaum, Andrew S., Prentice Hall, Inc., $\frac{\text { Englewood Cliffs, N.J. } 1984 .}{}$

## Appendix $A$-- Control Bits for Macroinstructions

This appendix contains an exhaustive list of the macroinstructions and the control bits required to execute them. Perhaps the most opportune method of totally understanding the precise function of each control bit and how it relates with and affects the flow of data is simply to study the following examples. Comments have been provided alongside each control bit specification to guide the reader and clear up any potential confusion. Careful study of these examples is strongly recommended.

The macroinstruction is presented first, followed by the needed algorithm. Along with any assumptions made, one will also find the necessary ILL commands, their location in the CS and an English description of what is to take place during each microinstruction. Finally, the various control bits that need to be set will be presented in tabular form.

As a step to simplify the task of the microprogrammer, the machine was designed by Dr. Hush so that a control bit was activated by setting it. (This is opposed to clearing it.) Hence, any active low control bits were routed through an inverter prior to being loaded into the PLR.

Unless otherwise stated, all control bits are assumed
to be in binary form and to be clear; only those bits required to be set for proper execution of the instruction are given. One may notice however, that occasionally a control bit is specified to be 0, e.g. BUS $=0$. This was done for the sake of uniformity and was believed that including this bit specification would enhance the readability.

## LAC


$\frac{\text { Algorithm }}{A C<--M[e a]}$

## Assumptions <br> 1. The ea lies in TEMPI <br> 2. Opcode $=111 / 100 / 00$ CS location $2740_{8}$

| $\frac{\text { Location }}{2740}$ | ILL Command | Description |
| :---: | :---: | :---: |
| $\mathrm{F}^{2740} 8$ | TEMAR | * Send TEMP1 to MAR |
|  |  | * Fetch next sequential microinstruction |
| $2741_{8}$ | LAC | * Read from memory to AC |
|  |  | * Jump to FETCH routine |
|  |  | at CS 10008 via NA field |

Assembly

| Location | Microi | struction | Comments |
| :---: | :---: | :---: | :---: |
| 27408 | 2910 |  | continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\begin{aligned} & \overline{I_{5-0}} \\ & C_{i n} \\ & 0\rangle 1 \end{aligned}$ | $=000100$ | A plus 0 "Carry in" = 0 |
|  |  | $=0$ $=0$ |  |
|  |  | $=0$ |  |
|  | $\mathrm{M}_{1}{ }^{\text {c }}$ O | $=00$ | Normal mode TEMP1 |
|  | ASEL | $=0100$ |  |
|  | $I_{8-6}$ | $=000$ | Y <-- F output Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  | $\overline{\mathrm{BS}_{1}}{ }_{0}$ | $=01$ | Y output to BUS |
|  | IDMAR | $=1$ |  |
|  |  |  |  |
| 27418 | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | JMAP <br> FETCH next uinstr. at CS $1000_{8}$ |
|  | $\mathrm{S}_{\mathrm{N}}^{1} \mathrm{~A}, 0$ | $=00$ $=1000$ |  |
|  | NA | $=10008$ |  |
|  | 2901 |  |  |
|  |  |  |  |
|  | $\begin{aligned} & I_{5-0} \\ & C_{i n} \\ & 0\rangle 1 \end{aligned}$ | $=000111$$=0$ | $\begin{aligned} & \text { D plus o } \\ & \text { "Carry in" }=0 \end{aligned}$ |
|  |  |  |  |
|  |  | $=0$ |  |
|  | $\begin{aligned} & \text { SS } \\ & \text { BUS } \end{aligned}$ | $\begin{aligned} & =1 \\ & =1 \end{aligned}$ | Set status bits D inputs of 2901 come from BUS |
|  |  |  |  |
|  |  |  |  |
|  | $M_{1,0}$ | $=00$ | Normal mode |
|  |  |  |  |
|  |  | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  | - 0011 |  |
|  | BUS |  |  |
|  |  |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | $\mathrm{R} / \overline{\mathrm{W}}$ | $=1$ |  |


$\frac{\text { Algorithm }}{\text { M[ea] }<--}$

1. The ea lies in TEMP1
2. Opcode $=111 / 100 / 01$
CS location 27428

| Location | ILL Command | Description |
| :---: | :---: | :---: |
| 27428 | TEMAR | * Send TEMP1 to MAR |
|  |  | * Fetch next sequential microinstruction |
| 27438 | SAC |  |
|  |  | * Jump to FETCH routine |
|  |  | at CS 10008 via NA f |


| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 27428 | $\frac{2910}{I_{3}-0}=1110$ |  | Continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  | 2901 |  |  |
|  |  |  |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 "Carry in" $=0$ |
|  | 071 |  |  |
|  |  |  |  |
|  | $\mathrm{M}_{1}{ }^{\text {e }}$ O | $=00$ | Normal mode TEMP1 |
|  | ASti | $=0100$ |  |
|  | $\mathrm{I}_{8-6}$ | $=000$ | Y <-- F output Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  |  | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  | LDMA ${ }^{\text {a }}$ |  |  |
|  |  |  |  |
| 27438 | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | ```JMAP FETCH next uinstr. at CS 10008``` |
|  | $\mathrm{S}_{\mathrm{N}}, 0$ | $\begin{aligned} & =00 \\ & =1000_{8} \end{aligned}$ |  |
|  |  |  |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\begin{aligned} & I_{5-0} \\ & C_{i n} \\ & 0>1 \end{aligned}$ | $=000100$ $=0$ | $\begin{aligned} & \text { A plus 0 } \\ & \text { "Carry in" }=0 \end{aligned}$ |
|  |  | $=0$ $=0$ |  |
|  |  | $=0$ |  |
|  | SS | $=1$ | Set status bits |
|  | ${ }_{\text {M }}^{\text {ASE }}$ ( ${ }_{\text {O }}$ | $\begin{aligned} & =00 \\ & =0011 \end{aligned}$ | Normal mode AC |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}$ | $=000$ |  |
|  |  |  | Y <-- F output Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Write to memory |
|  |  |  |  |
|  | $\mathrm{R} / \mathrm{W}$ | $=0$ |  |



## Algorithm $\overline{\mathrm{AC}}<-\mathrm{AC}$ AND M[ea]

> 1. The ea lies in TEMP1 2. Opcode $=111 / 100 / 10$ cs location 27448

| Location | ILI Command |  | Description |
| :---: | :---: | :---: | :---: |
| 27448 | TEMAR | * | Send TEMP1 to MAR |
|  |  |  | Fetch next sequential microinstruction |
| 27458 | AND | * | Perform AND operation |
|  |  | * | Jump to FETCH routine |
|  |  |  | at CS $1000_{8}$ via NA field |

Assembly

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 27448 | 2910 |  | Continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 "Carry in" $=0$ |
|  | Cin | $=0$ |  |
|  |  | $=0$ |  |
|  |  | $=00$ | Normal modeTEMP1 |
|  | ASEL | $=0100$ |  |
|  | $\mathrm{I}_{8-6}$ | $=000$ | $Y<--F$ output Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  | LDMA ${ }^{\text {Con }}$ | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
| 27458 | 2910 |  |  |
|  |  |  |  |  |  |
|  | $\mathrm{I}_{3-0}$ | $\begin{aligned} & =0010 \\ & =00 \end{aligned}$ | JMAP |
|  | $\mathrm{S}_{\mathrm{N}}^{1}$, 0 |  | FETCH next uinstr. at CS $1000_{8}$ |
|  | NA. | $=10008$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=100101$ | D AND A "Carry in" $=0$ |
|  | cin 0 0 | $=0$ $=0$ |  |
|  | $071=0$ |  |  |
|  | SS | $=1$ | Set status bits D inputs of 2901 come from BUS |
|  | BUS | $=1$ |  |
|  |  |  |  |
|  | M1 0 | $=00$ | $\begin{aligned} & \text { Normal mode } \\ & \text { AC } \end{aligned}$ |
|  | ASEL | $=0011$ |  |
|  |  |  |  |
|  | I 8 -BSEL | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  | - 0011 |  |
|  | BUS |  |  |
|  |  |  | Read from memory |
|  | MEMSEL | $=1$ |  |
|  | R/W | $=1$ |  |

## OR



Algorithm

Assumptions

1. The ea lies in TEMPI
2. Opcode $=111 / 100 / 11$ CS location $2746_{8}$


| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 27468 | 2910 |  | continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 "Carry in" $=0$ |
|  | Cin | $\begin{aligned} & =0 \\ & =0 \end{aligned}$ |  |
|  |  | $=0$ |  |
|  | MASEL\% | $\begin{aligned} & =00 \\ & =0100 \end{aligned}$ | Normal mode TEMP1 |
|  |  |  |  |
|  |  | $=000$ |  |
|  | $I_{8-6}$ |  | Y <-- F output <br> Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  | LDMAR | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
| 27478 | 2910 |  |  |
|  |  |  |  |  |  |
|  | $\begin{array}{ll}\mathrm{I}_{3-0} & =0010 \\ \mathrm{~S}_{1}, 0 & =00 \\ \mathrm{NA}^{2} & =1000_{8}\end{array}$ |  | JMAP |
|  |  |  | FETCH next uinstr. at $\operatorname{CS~} 1000_{8}$ |
|  |  | $=1000_{8}$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=011101$ | $\begin{aligned} & \text { D OR A } \\ & \text { "Carry in" }=0 \end{aligned}$ |
|  | cin | $=0$ $=0$ |  |
|  | 0 | $=0$ |  |
|  | BUS | $\begin{aligned} & =1 \\ & =1 \end{aligned}$ | Set status bits D inputs of 2901 come from BUS |
|  |  |  |  |
|  |  |  |  |
|  | $\mathrm{M}_{1} \mathrm{ASEL}$ | $\begin{aligned} & =00 \\ & =0011 \end{aligned}$ | Normal mode |
|  | ASEL |  | $A C$ |
|  | ${ }_{\text {I }}^{8 S E}-6$ | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  |  |  |  |
|  | R/W | $=1$ |  |



Assumptions

1. The ea lies in TEMP1
2. Opcode $=111 / 101 / 00$

Cs location 27508


Assembly

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| $2750_{8}$ | 2910 |  | Continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 "Carry in" $=0$ |
|  | ${ }_{\text {Cin }}^{\text {cin }}$ | $=0$ $=0$ |  |
|  | $0 / 1$ | $=0$ |  |
|  | $\begin{aligned} & \mathrm{M}_{1} \mathrm{O} \\ & \mathrm{ASE} \\ & \hline \end{aligned}$ | $\begin{aligned} & =00 \\ & =0100 \end{aligned}$ | Normal mode TEMP1 |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}$ | $=000$ | $Y<--F$ output Don't store result |
|  |  |  |  |
|  | BUS |  |  |
|  | LDMA 1 | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
| $\mathrm{2751}_{8}$ | 2910 |  |  |
|  |  |  |  |  |  |
|  | $\frac{\mathrm{I}_{3-0}}{}$ | $=0010$ | ```JMAP FETCH next uinstr. at CS 10008``` |
|  | $\mathrm{S}_{\mathrm{NA}}^{1}$, 0 | $\begin{aligned} & =00 \\ & =1000_{8} \end{aligned}$ |  |
|  |  |  |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000101$ | D plus A plus $C_{\text {in }}$ $C_{\text {in }}$ from CARRY bit |
|  | $\mathrm{C}_{\text {in }}=1$ |  |  |
|  | $\begin{aligned} & \text { SS } \\ & \text { BUS } \end{aligned}$ | $\begin{aligned} & =1 \\ & =1 \end{aligned}$ | Set status bits D inputs of 2901 come from Bus |
|  |  |  |  |
|  |  |  |  |
|  | $\mathrm{M}_{1}{ }^{\text {a }}$ O | $=00$ | Normal modeAC |
|  | ASEL | $=0011$ |  |
|  | I8-6BSEL | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  |  |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | R/ $\bar{W}$ | $=1$ |  |


Algorithm $\overline{A C}<-A C$ minus $M[e a]$

1. The ea lies in TEMPI
2. Opcode $=111 / 101 / 01$ CS location 27528

| Location | ILL Command | Description |
| :---: | :---: | :---: |
| 27528 | TEMAR | * Send TEMP1 to MAR |
|  |  | * Fetch next sequential microinstruction |
| $2^{753} 8$ | SUB | * Perform SUB operation <br> * Jump to FETCH routine at CS $1000_{8}$ via NA field |

Assembly

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 27528 | 2910 |  | continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000100$ | A plus 0 "Carry in" $=0$ |
|  | $\mathrm{C}_{0} \mathrm{in}$ | $=0$ $=0$ |  |
|  |  | - |  |
|  | ${ }_{\text {M }}^{\text {ASEL }}$ | $\begin{aligned} & =00 \\ & =0100 \end{aligned}$ | Normal mode TEMP1 |
|  |  |  |  |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}$ | $=000$ | Y.<-- F output <br> Don't store result |
|  | BUS |  |  |
|  | LDMAR | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
| $27538_{8}$ | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | JMAP <br> FETCH next uinstr. <br> at CS 10008 |
|  |  | $\begin{aligned} & =00 \\ & =10008 \end{aligned}$ |  |
|  |  |  |  |
|  |  |  |  |
|  | 2901 |  |  |
|  |  | $=001101$$=1$ | ```A minus D Consider CARRY bit``` |
|  | $\mathrm{Cin}_{\text {in }}$ |  |  |
|  | SS | $=1$ | Set status bits D inputs of 2901 come from BUS |
|  | BUS | $=1$$=1$ |  |
|  |  |  |  |
|  | $\begin{aligned} & \mathrm{M}_{1} \neq 0 \\ & \mathrm{ASE} \end{aligned}$ | $\begin{aligned} & =00 \\ & =0011 \end{aligned}$ | Normal modeAC |
|  |  |  |  |
|  |  |  |  |
|  | $\begin{aligned} & I_{8-6} \\ & B S E L \end{aligned}$ | $\begin{aligned} & =010 \\ & =0011 \end{aligned}$ | Result to AC |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | R/W | $=1$ |  |



## Algorithm <br> SP <-- SP plus 2 M[SP] <-- AC

Assumptions

1. The SP must be incremented before going to MAR.
2. Opcode $=111 / 101 / 10$ CS location 27548
$\frac{\text { Location }}{2754}$
27548
ILL Command INCSPMAR

SAC

Description

* Increment the SP and send result to MAR
* Fetch next sequential microinstruction
* Write AC to memory
* Jump to FETCH routine at CS $1000_{8}$ via NA field



## PULL



Algorithm
$\overline{A C}<-M[S P]$
$S P<--S P$ minus 2

## Assumptions

1. The SP must be decremented after reading its value
2. Opcode $=111 / 101 / 11$ CS location $2756_{8}$


Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 27568 | 2910 |  |
|  | $\overline{I_{3-0}}=1110$ | Continue |
|  |  |  |
|  | $\underline{2901}$ |  |
|  | $\mathrm{I}_{5-0}=001101$ | A minus D |
|  | $\begin{array}{ll}\text { Cin } & =0 \\ 0>1 & =1\end{array}$ | "Carry in" = 1 |
|  |  |  |
|  | $\mathrm{M}_{1} \mathrm{O}=000$ | Normal mode |
|  | ASEL $=1110$ | $S P$ |
|  | BUS $=0$ |  |
|  | Bus $=0$ | 2 to D inputs |
|  | $\begin{array}{ll}\text { Im } \\ \text { Iméd. } & =00 \\ =00000010\end{array}$ |  |
|  | Immed. - 00000010 |  |
|  | $\mathrm{I}_{8-6}=010$ |  |
|  | BSEL $=1110$ | Result to SP |
|  |  |  |
|  | BUS |  |
|  | $\begin{array}{ll}\mathrm{BS}_{1}{ }^{\text {LDMA }} \text { O } & =01\end{array}$ | A select to BUS |
|  | LDMAR $=1$ |  |
|  |  |  |
| ${ }^{2757} 8$ | 2910 |  |
|  | $\bar{I}_{3-0}=0010$ | JMAP |
|  | $\begin{array}{ll}\mathrm{S}_{1}, 0 & =00 \\ \mathrm{NA} & =1000\end{array}$ |  |
|  | NA $=100{ }_{8}$ | at CS $1000_{8}$ |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000111$ | D plus 0 |
|  | $\begin{array}{ll}\mathrm{C}_{\text {in }} & =0 \\ 0>1 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | SS $\quad=1$ | Set status bits |
|  | BUS $=1$ | D inputs of 2901 come from Bus |
|  |  | come from Bus |
|  | $\mathrm{M}_{1,0}=00$ | Normal mode |
|  |  |  |
|  | $\begin{array}{ll}\text { BSEL } & =010 \\ & =0011\end{array}$ | Result to AC |
|  |  |  |
|  | BUS |  |
|  | MEMSEL $=1$ | Read from memory |
|  | P/W |  |
|  | $R / W \quad=1$ |  |



Algorithm
PC <-- M[SP]
$S P<--S P$ minus 2

Assumptions

1. Opcode $=111 / 110 / 00$ CS location $2760_{8}$
$\frac{\text { Location }}{2760_{8}}$
ILL Commana
SPMARDEC
${ }^{2761} 8$
LPC

Description

* Send SP to MAR
* Decrement SP by 2
* Fetch next sequential microinstruction
* Read memory into PC
* Jump to FETCH routine at CS $\mathrm{lOOO}_{8}$ via NA field

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 27608 | 2910 |  |
|  | $\overline{I_{3-0}}=1110$ | continue |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=001101$ | A minus D |
|  | $\mathrm{C}_{\text {in }}^{\text {- }}$ ( $=0$ | "Carry in" = 1 |
|  | $071=1$ | Carry in = 1 |
|  | $\mathrm{M}_{1} \mathrm{O}=00$ | Normal mode |
|  | ASEL $\quad 1110$ | SP |
|  | BUS $=0$ |  |
|  | $\mathrm{DS}_{1} \mathrm{O}=000$ | 2 to D inputs |
|  | Immed. $=00000010$ |  |
|  | $\mathrm{I}_{8-6}=010$ |  |
|  | BSEL $=1110$ | Result to SP |
|  |  |  |
|  | BUS |  |
|  | $\begin{array}{ll}\mathrm{BS}_{1}{ }_{\text {LDMA }}{ }^{0} & =01\end{array}$ | A select to BUS |
|  | LDMAR $=1$ |  |
| 27618 |  |  |
|  | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ |  |
|  | $\begin{array}{ll}S_{1}, 0 & =00 \\ N A & =1000\end{array}$ | FETCH next uinstr. |
|  | $N{ }^{\frac{1}{2}}{ }^{(1000} 8$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000111$ | D plus 0 |
|  |  | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | BUS $=1$ | D inputs of 2901 |
|  |  | come from BuS |
|  | $M_{1,0}=00$ | Normal mode |
|  |  |  |
|  | $\begin{array}{ll}\mathrm{I}_{8} \mathrm{BSE}^{6} & =010 \\ \text { BSEL } & =1001\end{array}$ | Result to PC |
|  | BSEL = 1001 |  |
|  | BUS |  |
|  | MEMSEL $=1$ | Read from memory |
|  | $\mathrm{R} / \overline{\mathrm{W}} \quad=1$ |  |
|  | $\mathrm{R} / \mathrm{W}=1$ |  |

## RTI



Algorithm<br>PC <-- M[SP]<br>$S P<-S P$ minus 2<br>Restore status bits

Assumptions

1. Opcode $=111 / 110 / 01$

CS location 27628
$\frac{\text { Location }}{2762}$ $2762_{8}$

ILI Command SPMARDEC

27638
IPCRS

* Read memory into PC
* Restore status bits
* Jump to FETCH routine at CS $1000_{8}$ via NA field

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| $2^{762} 8$ | 2910 |  | Continue |
|  | $\mathrm{I}_{3-0}$ | $=1110$ |  |
|  | 2901 |  |  |
|  | $\frac{\mathrm{I}_{5-0}}{}$ | $=001101$ | A minus $D$ "Carry in" = I |
|  | cin | $=0$ $=1$ |  |
|  | 071 | $=1$ |  |
|  | $\mathrm{M}_{1} \mathrm{ASEL}$ | $\begin{aligned} & =00 \\ & =1110 \end{aligned}$ | Normal mode SP |
|  |  |  |  |
|  |  | Bus $=0$ |  |
|  |  |  |  |  | 2 to D inputs |
|  | Imméa. | $=00$$=00000010$ |  |  |
|  |  |  |  |  |
|  | ${ }_{\text {I }}^{8-6}$ | $=010$ | Y <-- A select Result to SP |  |
|  | BSEL | $=1110$ |  |  |
|  | BUS |  | A select to BUS |  |
|  | ${ }_{\text {LS }} 1$ | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ |  |  |
|  |  |  |  |  |
| 27638 | $\frac{2910}{I_{3}-0}=0010$ |  |  |  |
|  |  |  |  |  |
|  |  |  | JMAP |  |
|  | $\mathrm{S}_{1}$, 0 | $=00$ | FETCH next uinstr. at CS $\mathrm{IOOO}_{8}$ |  |
|  | NA. | $=1000_{8}$ |  |  |
|  | 2901 |  |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000111$ | $\begin{aligned} & \text { D plus 0 } \\ & \text { "Carry in" }=0 \end{aligned}$ |  |
|  | Cin 071 | $=0$ $=0$ |  |  |
|  | 071 | $=0$ |  |  |
|  | BUS | $=1$ | D inputs of 2901 come from Bus |  |
|  |  |  |  |  |
|  | $\mathrm{M}_{1}$, 0 | $=00$ | Normal mode |  |
|  | $\begin{array}{ll}\mathrm{I}_{8-6} 6 & =010 \\ \text { BSEL } & =1001\end{array}$ |  | Result to PC |  |
|  |  |  |  |  |  |
|  | BUS |  |  |  |
|  | MEMSEL $=1$ |  | Read from memory |  |
|  |  |  |  |  |  |
|  | R/W | $=1$ |  |  |
|  | RS | $=1$ | Restore status bits |  |

## NOP



Algorithm
Assumptions
-------

1. opcode $=111 / 110 / 10$
CS location 27648
$\frac{\text { Location }}{2764_{8}} \quad$ ILL Command
Description

* Jump to FETCH routine at CS $1000_{8}$ via NA field


## Assembly




## Algorithm <br> (A 2901 reg.) <-- (A 2901 reg.) plus 1

Assumptions

1. Opcode $=000 / 100 / 00$ CS location $2040_{8}$

Location ${ }^{2040_{8}}$

ILL Command INC

Description

* Appropriate register via IR 2nd byte is selected
* Perform INC command
* Jump to FETCH routine at CS $1000_{8}$ via NA field

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20408 | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ | JMAP |
|  | $\begin{array}{ll}S_{1}, 0 & =00 \\ N_{A}, 0 & =1000\end{array}$ |  |
|  | $N{ }^{\frac{1}{4}}=10008$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000101$ | D plus A |
|  | $\begin{array}{ll}\mathrm{C}_{\text {in }} & =0 \\ 0>1 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | SS $=1$ | Set status bits |
|  | $\mathrm{M}_{1} \mathrm{O}=11$ | Reg. ref. mode |
|  | *ASEL $=0011$ | $A C$ |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  | BUS $=0$ |  |
|  | BS $\quad=0$ | 1 to D inputs |
|  | $\begin{array}{ll}\text { Imméd. } & =000 \\ & =0000001\end{array}$ |  |
|  |  |  |
|  | ${ }_{*} \mathrm{I}_{8-6}=010$ |  |
|  | *BSEL $\quad 0011$ | $A C$ |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | BUS |  |
|  | $\overline{B S_{1,0}}=00$ | Nothing to Bus |

* Selected via hardware


## DEC



Assumptions

1. Opcode $=000 / 100 / 01$ CS location 20428

- 

$\frac{\text { Location }}{20428}$ ILL Command

Description

* Appropriate register via IR 2nd byte is selected
* Perform DEC command
* Jump to FETCH routine at CS $1000_{8}$ via NA field

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20428 | 2910 |  |
|  | $\overline{I_{3-0}}=0010$ | JMAP |
|  | $\mathrm{S}_{1}, 0000$ | FETCH next uinstr. |
|  | $N{ }^{\frac{1}{\prime}}{ }^{\prime}=10008$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=001101$ | A minus $D$ |
|  | $\begin{array}{ll}\text { cin } & =0 \\ 0>1 & =1\end{array}$ | "Carry in" = 1 |
|  | $071=1$ |  |
|  | Ss = 1 | Set status bits |
|  |  |  |
|  | *ASEL $\quad=0011$ | Reg. ref. mode $A C$ |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  |  | 1 to D inputs |
|  | $\begin{array}{ll}\text { DS } 1,0 \\ \text { Immed. } & =00 \\ =00000001\end{array}$ | 1 do D inputs |
|  | Immed. $=00000001$ |  |
|  | $\mathrm{I}_{8-6}=010$ | Result to |
|  | *BSEL $=0011$ | $A C$ |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | BUS |  |
|  | $\overline{B_{1}}, 0=00$ | Nothing to BUS |

*Selected via hardware

## ROR




Location 20448

ILL Command

Description

* Appropriate register via IR 2nd byte is selected
* Perform ROR operation
* Jump to FETCH routine at CS $\mathrm{loOO}_{8}$ via NA field


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20448 | 2910 |  |
|  | $I_{3-0}=0010$ | JMAP |
|  | $\begin{array}{ll}S_{1}, 0 & =00 \\ N A & =1000\end{array}$ | FETCH next uinstr. |
|  | $\mathrm{NA}{ }^{\text {a }}=1000_{8}$ | at CS $\mathrm{lOOO}_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=000100$ | A plus 0 |
|  | $\mathrm{C}_{\text {in }}^{5-0}=1$ | Include CARRY |
|  | Ss $=1$ | Set status bits |
|  | $\mathrm{M}_{1} \mathrm{O}=11$ | Reg. ref. mode |
|  | *ASEL $=0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  | $\mathrm{I}_{8-6}=100$ | ROR -- Result to |
|  | *BSEL $=0011$ | RCR -- Result to |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | BUS |  |
|  | $\overline{\mathrm{BS}} 1,0=00$ | Nothing to Bus |

*Selected via hardware

## ROL



[^0]1. The cARRY bit is
included
2. Opcode $=000 / 100 / 11$
CS location $2046_{8}$

Location $2046_{8}$

ILL Command ROL

Description

* Appropriate register via IR 2nd byte is selected
* Perform ROL operation
* Jump to FETCH routine at CS $\mathrm{loOO}_{8}$ via NA field


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20468 | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ | JMAP |
|  | $\mathrm{S}_{1}, 0=00$ | FETCH next uinstr. |
|  | $N \mathrm{~A}^{\frac{1}{\prime}} \quad=1000_{8}$ | $\text { at cs } 1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $I_{5-0}=000100$ |  |
|  | $c_{\text {in }}^{\text {in }}=1$ | Include CARRY |
|  | SS $\quad=1$ | Set status bits |
|  |  |  |
|  |  | Reg. ref. mode |
|  | *ASEL = 0011 | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | $\mathrm{I}_{8-6}=110$ | ROL -- Result to |
|  | *BSEL $=0011$ | AC |
|  | 1110 | SP - |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  | - |
|  | BUS |  |
|  | $\overline{\mathrm{BS}}{ }_{1}, 0=00$ | Nothing to BUS |

*Selected via hardware

## CLR



1. Opc $\frac{\text { Assumptions }}{=000 / 101 / 00}$
cs location 20508

| $\frac{\text { Location }}{2050}$ ILL Command | Description |
| ---: | :--- |
|  | * Appropriate register via |
|  | IR 2nd byte is selected |
|  | * Perform CLR command |
|  | * Jump to FETCH routine |
|  |  |
|  |  |
|  |  |

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20508 | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ | JMAP |
|  | ST,0 $=00$ |  |
|  | $\mathrm{NA}^{\prime \prime}=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000111$ | D plus 0 |
|  | $\begin{array}{ll}C_{\text {in }} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | SS = 1 | Set status bits |
|  |  |  |
|  | $\begin{aligned} \mathrm{M}_{1}{ }^{\text {a }} \text { ( } & =11 \\ & =0011\end{aligned}$ | Reg. ref. mode |
|  | *ASEL $\quad 0011$ |  |
|  | 1110 | SP |
|  | 1011 | IX |
|  |  |  |
|  | BUS $=0$ |  |
|  | DS ${ }_{1}$ a $=000$ Immed. | - to D inputs |
|  | Immed. $=00000000$ |  |
|  | $I_{8-6}=010$ | Result to |
|  | *BSEL $\quad 0011$ | AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | BUS |  |
|  | $\overline{\overline{B S}_{1}}, 0=00$ | Nothing to BUS |

[^1]
## COM



$\frac{\text { Location }}{20528}$
ILL Command
COM

Description

* Appropriate register via IR 2nd byte is selected
* Perform COM operation
* Jump to FETCH routine at CS $1000_{8}$ via NA field


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20528 | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ | JMAP |
|  | $\begin{array}{ll}\mathrm{S}_{\mathrm{N}}^{1}, 0 & =00 \\ \mathrm{~S}^{1} & =1000\end{array}$ | FETCH next uinstr. |
|  | NA $\quad=10008$ | at CS 10008 |
|  |  |  |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=110101$ | D XOR A |
|  | $\begin{array}{ll}\text { Cin } & =0 \\ 0 i 1 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | SS $\quad=1$ | Set status bits |
|  |  |  |
|  | $\begin{array}{ll}\text { M } \\ * \text { ASEL } & =11 \\ & =0011\end{array}$ | Reg. ref. mode |
|  | 1110 | AC SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | $\begin{array}{ll}\text { BUS } & =0 \\ S E & =1\end{array}$ | $\mathrm{FF}_{16}$ to D inputs |
|  | $\mathrm{DS}_{1}$ ¢ $\quad=00$ |  |
|  | Immed. = 11111111 |  |
|  | $\mathrm{I}_{8-6}=010$ | Result to |
|  | *BSEL $=0011$ |  |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | - |  |
|  | BUS |  |
|  | $\overline{\mathrm{BS}_{1}, 0}=00$ | Nothing to BUS |

*Selected via hardware

## TFR




| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20548 | 2910 |  |
|  | $\frac{\mathrm{I}_{3-0}}{}=0010$ | JMAP |
|  | $\mathrm{S}_{1,0}+0=00$ | FETCH next uinstr. |
|  | $N \mathrm{~A}^{\prime \prime}=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\bar{I}_{5-0}=000100$ | A plus 0 |
|  | $\begin{array}{ll}\mathrm{C}_{\text {in }} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | SS $\quad=1$ | Set status bits |
|  |  |  |
|  | *ASEL $\quad=0011$ | Reg. ref. mode AC |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | $\mathrm{I}_{8-6}=010$ |  |
|  | *BSEL $=0011$ | $A C$ |
|  | 1110 | SP |
|  | 1010 | IX |
|  | 1011 | IY |
|  |  |  |
|  | BUS |  |
|  | $\overline{\mathrm{BS}_{1}, 0}=00$ | Nothing to BUS |

## HLT



## Algorithm <br> Halt execution; continually <br> jump to itself

Assumptions

1. Opcode $=000 / 101 / 11$

CS location 20568
2. X implies Don't Cares

| Location | ILL Command |  |
| :---: | :---: | :---: |
| - 2056 |  | * Make $\frac{\text { current instr. a }}{}$ |
|  |  | no-operation |
|  |  | * Test "Halt" = 0 |
|  |  | pass - Jump to FETCH |
|  |  | fail - Fetch next sequential microinstr. |
| 20578 | NOP |  |
|  |  | Make current instr. a no-operation |
|  |  | Jump to CS loc. |
|  |  | $2056_{8}$ |

## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20568 | 2910 |  |
|  | $\mathrm{I}_{3}-0=0011$ | $C J P$ |
|  | $\mathrm{TEST}_{3-0}=1000$ | "Halt" |
|  | POL $=1$ | Negative polarity |
|  | $\begin{array}{ll}\mathrm{S}_{\mathrm{I}}, 0 & =00 \\ \mathrm{NA}^{\text {a }} & =1000\end{array}$ | Jump to FETCH |
|  | $\mathrm{NA}^{-1}=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | All other control |  |
|  | bits set to 0 |  |
| 20578 | $\frac{2910}{I_{3}}=0010$ |  |
|  | $\mathrm{I}_{3}-0=0010$ |  |
|  | $\begin{array}{ll}\mathrm{S}_{\mathrm{l}}, 0 & =00 \\ \mathrm{NA}^{1} \mathrm{l} & =2056\end{array}$ | Jump to Cs loc. |
|  | $\mathrm{NA}=20568$ | 2056 |
|  |  |  |
|  | All other control |  |
|  | bits set to 0 |  |

## BEQ



```
Algorithm
if \(" Z=1\)
then PC <-- PC plus
rel. addr.sE
else PC <-- PC plus 0
```

1. The rel. addr. is located in the IR 2nd byte
2. Opcode $=001 / 000 / 00$ CS location $2100_{8}$
$\frac{\text { Location }}{2100_{8}}$ ILL Command
Description

* Test for "Z" $=1$
pass - PC<-- PC plus
fail - PC addr. SE
* Jump to FETCH pC pius o
at CS $1000_{8}$ via NA field

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $\mathrm{2100}_{8}$ | 2910 |  |
|  | $\mathrm{I}_{3-0}=0011$ | CJP |
|  | $\operatorname{TEST}_{3-0}=0100$ | ZERO status flag |
|  | $\begin{array}{ll}\text { POL } & =0 \\ \mathrm{~S} & =00\end{array}$ | Positive polarity |
|  | $\begin{array}{ll}\mathrm{S}_{\mathrm{N}}^{1}, 0 & =00 \\ & =1000_{8}\end{array}$ | FETCH next uinstr. at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000101$ | D plus A |
|  | $\begin{array}{ll}\text { Cin } & =0 \\ 0 \text { in } & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1} \mathrm{O}=000$ | Normal mode |
|  | ASEL $=1001$ | PC |
|  |  |  |
|  | $\begin{array}{ll}\text { BUS } & =0\end{array}$ | 2nd byte of IR |
|  | $D S_{1,0}=10$ | to $D$ inputs |
|  | $\mathrm{SE}=1$ | Sign extend |
|  | TE $=1$ | Enable test to |
|  |  | force $D$ inputs to 0 |
|  | $\mathrm{I}_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ |  |
|  |  |  |
|  |  |  |
|  | BUS |  |
|  | $\mathrm{BS}_{1,0}=00$ | Nothing to BUS |

## BNE



```
Algorithm
if \({ }^{\prime 2} Z^{\prime \prime}=0\)
then PC <-- PC plus
rel. addr.sE
else PC <-- PC plus 0
```

1. The Assumptions
rel addr. is
located in the IR
2nd byte
2. Opcode $=001 / 000 / 01$
CS location 21028
$\frac{\text { Location }}{21028}$ ILL Command

Description

* Test for "Z" $=0$ pass - PC <-- PC plus rel. addr. SE fail - PC <-- PC pius 0
* Jump to FETCH routine at CS $1000_{8}$ via NA field

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 21028 | 2910 |  |
|  | $\frac{I_{3}-0}{}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0100$ | ZERO status flag |
|  | $\mathrm{POL}=0$ | Positive polarity |
|  | $\begin{array}{ll}\mathrm{S}_{1}, 0 & =00 \\ \mathrm{NA} & =1000\end{array}$ | FETCH next uinstr. |
|  | NA $\quad=10008$ | at CS 10008 |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=000101$ | D plus A |
|  | $c_{\text {in }}^{\text {in }}=0$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1}=00$ | Normal mode |
|  | ASEL $=1001$ | PC |
|  |  |  |
|  | BUS $=0$ | 2nd byte of IR |
|  | $\mathrm{DS}_{1,0}=10$ | to $D$ inputs |
|  | SE $=1$ | Sign extend |
|  | $T E=1$ | Enable test to |
|  |  | force $D$ inputs to 0 |
|  | $\begin{aligned} I_{8}-6 & =010 \\ B S E L & =1001 \end{aligned}$ | Result to PC |
|  | BSEL $\quad 1001$ |  |
|  |  |  |
|  | BUS |  |
|  | $\mathrm{BS}_{1,0}=00$ | Nothing to Bus |

## BGT



```
Algorithm
if "N XOR \(V\) " \(=0\)
then
    if "Z" = 0
    then \(P C<--P C\) plus
                            rel. addr.sE
else \(P C<-P C\) plus 0
```

Assumptions

1. The rel. addr. is located in the IR 2nd byte
2. Negative polarity is assumed for the first test
3. Opcode $=001 / 000 / 10$ CS location $2104_{8}$

| Location | ILI Command | Description |
| :---: | :---: | :---: |
| 21048 | TNVONC | * Test for "N XOR V" = |
|  |  | pass - Jump to FETCH |
|  |  | fail - Fetch next 8 |
|  |  | - ${ }_{\text {sequential }}$ |
|  |  | microinstruction |
| ${ }^{2105} 8$ | TZO | * Test for "Z" $=0$ <br> pass - PC <-- PC plus rel. addr. SE <br> fail - PC <-- PC pIus 0 <br> * Jump to FETCH routine at CS $1000_{8}$ via NA field |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 21048 | 2910 |  |
|  | $I_{3-0}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0111$ | $N$ XOR V status flag |
|  | POL $=1$ | Negative polarity |
|  | $\mathrm{S}_{1}, 0=00$ | Jump to FETCH |
|  | $N A \quad=1000_{8}$ | $\text { at CS } 1000_{8}$ |
|  |  |  |
|  | All other control |  |
|  | bits $=0$ |  |
| ${ }^{2105} 8$ | 2910 |  |
|  | $\mathrm{I}_{3-0}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0100$ | ZERO status flag |
|  | $\text { POL }=0$ | Positive polarity |
|  | $\begin{array}{ll} S_{1}, 0 & =00 \\ N_{A} & =10 \end{array}$ | FETCH next uinstr. |
|  | $N A=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $I_{5-0}=000101$ | D plus A |
|  | $\begin{array}{ll}\text { Cin } & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ | Cariy 1n $=0$ |
|  |  |  |
|  | $\begin{array}{ll}\mathrm{M}_{1} 0 & =00 \\ \text { ASto } & =1001\end{array}$ | Normal mode |
|  | ASEL $=1001$ | PC |
|  | BUS $=0$ | 2nd byte of IR |
|  | $D S_{1,0}=10$ | to D inputs |
|  |  |  |
|  | $\begin{array}{ll}\mathrm{SE} & =1\end{array}$ | Sign extend |
|  | $\mathrm{TE} \quad=1$ | Enable test to |
|  |  | force D inputs to 0 |
|  | $I_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ |  |
|  |  |  |
|  |  |  |
|  | BUS |  |
|  | $\mathrm{BS}_{1,0}=00$ | Nothing to BUS |



Algorithm

```
if "N XOR V" = 1
then PC <-- PC plus
else PC <-- PC plus 0
```

$\frac{\text { Location }}{2106_{8}} \quad$ ILL Command

$$
1
$$

Assumptions

1. The rel. addr. is located in the IR 2nd byte
2. Opcode $=001 / 000 / 11$

CS location 21068

Description

* Test for "N XOR V" = 1 pass - PC <-- PC plus rel. addr.sE fail - PC <-- PC plus 0
* Jump to FETCH routine at CS $1000_{8}$ via NA field

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $2106_{8}$ | 2910 |  |
|  | $\mathrm{I}_{3-0}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0111$ | N XOR V status flag |
|  | POL $=0$ | Positive polarity |
|  | $\begin{array}{ll}S_{N A}, 0 & =00 \\ N_{A} & =1000\end{array}$ | FETCH next uinstr. |
|  | $N A^{1,0} \quad=1008_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000101$ |  |
|  | $\begin{array}{ll}\mathrm{C}_{\text {in }} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1}+0=00$ | Normal mode |
|  | ASEL $\quad 1001$ | PC |
|  | BUS $=0$ |  |
|  | $\mathrm{DS}_{1,0}=10$ | 2nd byte of IR to D inputs |
|  | SE $=1$ |  |
|  | $\mathrm{TE} \quad=1$ | Sign extend Enable test to |
|  |  | force D inputs to 0 |
|  | $\mathrm{I}_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ | Result to PC |
|  |  |  |
|  | BUS |  |
|  | $\frac{\mathrm{BUS}}{\mathrm{BS}_{1}}=00{ }^{\text {a }}$ |  |
|  | ${ }^{\text {S }} 1,0=00$ | Nothing to BUS |

## BGE



```
Algorithm
```


## Assumptions <br> 1. The rel. addr. is Iocated in the IR 2nd byte <br> 2. Opcode $=001 / 001 / 00$ CS location $2110_{8}$

$\frac{\text { Location }}{21108} \quad$ ILL Command

Description

* Test for "N EOR $V^{\prime \prime}=0$ pass - PC <-- PC plus rel. addr. SE
fail - PC <-- PC PLus 0
* Jump to FETCH routine at CS $1000_{8}$ via NA field


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $\mathrm{2110}_{8}$ | 2910 |  |
|  | $\mathrm{I}_{3-0}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0111$ | N XOR V status flag |
|  | $\begin{array}{ll}\text { POL } & =0 \\ 5 & =00\end{array}$ | Positive polarity |
|  | $\begin{array}{ll}\mathrm{SA}^{1}, 0 & =00 \\ & =1000_{8}\end{array}$ | FETCH next uinstr. at $\mathrm{CS} 100 \mathrm{O}_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=000101$ | D plus A |
|  | $\mathrm{C}_{\text {in }}=0$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1} \mathrm{O}$ O $=00$ | Normal mode |
|  | ASEL $=1001$ | PC |
|  | BUS $=0$ |  |
|  | $\mathrm{DS}_{1,0}=10$ | 2nd byte of IR to $D$ inputs |
|  | SE $=1$ | Sign extend |
|  | $\mathrm{TE} \quad=1$ | Enable test to |
|  |  | force D inputs to 0 |
|  | $I_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ |  |
|  |  |  |
|  | BUS |  |
|  | $\overline{B S}_{1,0}=00$ | Nothing to BUS |

## BLE



| Algorithm |  |
| :---: | :---: |
| if "N XOR V" = 1 | 1. The rel. addr. is |
| then PC <-- PC plus | located in the IR |
| rel. addr.s. | 2nd byte |
|  | 2. Opcode $=001 / 001 / 01$ |
| then PC <-- PC plus | CS location 21128 |
| rel. addr.se |  |
| else PC <-- PC plus o |  |

$\frac{\text { Location }}{21128} \quad$ ILL Command

| $\mathrm{2113}_{8}$ | TZ1 | * Test "Z" = I <br> pass - PC <-- PC plus rel. addr.se <br> fail - PC <-- PC plus 0 <br> * Jump to FETCH routine at CS $1000_{8}$ via NA field |
| :---: | :---: | :---: |
| $4000_{8}$ | PCREL | * PC <-- PC plus <br> rel. addr.se <br> * Jump to FETCH routine at CS 10008 via NA field |

Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $211128_{8}$ | 2910 |  |
|  | $\mathrm{I}_{3-0}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0111$ | N XOR V status flag |
|  | POL $=0$ | Positive polarity |
|  | $\begin{array}{ll} S_{N}, 0 & =00 \\ N_{A} & =4000 \end{array}$ | Jump to CS $4000_{8}$ |
|  | $N A^{\prime}=40008$ |  |
|  |  |  |
|  | All other control |  |
|  | bits $=0$ |  |
| $21138_{8}$ | 2910 |  |
|  | $\frac{\mathrm{I}_{3-0}}{}=0011$ | CJP |
|  | $\mathrm{TEST}_{3-0}=0100$ |  |
|  | $\begin{array}{ll}\text { POL } & =0 \\ \text { S }\end{array}$ | Positive polarity |
|  | $\begin{array}{ll}S^{1}, 0 & =00 \\ N A & =10008\end{array}$ | FETCH next uinstr. |
|  | NA $\quad=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000101$ | D plus A |
|  | $\begin{array}{ll}\text { Cin } & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1} \mathrm{O}^{0} \quad=00$ | Normal mode |
|  | ASEL $\quad=1001$ | PC |
|  | BUS $=0$ |  |
|  | $D S_{1,0}=10$ | 2nd byte of IR to $D$ inputs |
|  |  | to D inputs |
|  | $\mathrm{SE} \quad=1$ | Sign extend |
|  | TE $=1$ | Enable test to |
|  |  | force D inputs to 0 |
|  | $\mathrm{I}_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ | Result to PC |
|  |  |  |
|  | BUS |  |
|  | $\overline{\mathrm{BS}_{1}, 0}=00$ | Nothing to BUS |

\begin{tabular}{|c|c|c|c|}
\hline Location \& \multicolumn{2}{|l|}{Microinstruction} \& Comments <br>
\hline \multirow[t]{22}{*}{$4000_{8}$} \& 2910 \& \& <br>
\hline \& $\mathrm{I}_{3-0}$ \& $=0010$ \& <br>
\hline \& $\mathrm{S}_{\mathrm{NA}}, 0$ \& $$
\begin{aligned}
& =00 \\
& =1000 .
\end{aligned}
$$ \& FETCH next uinstr. <br>
\hline \& NA ${ }^{\text {, }}$ \& $=1008_{8}$ \& at CS $1000_{8}$ <br>
\hline \& \& \& <br>
\hline \& 2901 \& \& <br>
\hline \& $\mathrm{I}_{5-0}$ \& $=000101$ \& D plus A <br>
\hline \& $\mathrm{C}_{\text {in }}$ \& $=0$ \& "Carry in" $=0$ <br>
\hline \& 071 \& $=0$ \& <br>
\hline \& M1, 0 \& $=00$ \& Normal mode <br>
\hline \& AStu \& $=1001$ \& PC <br>
\hline \& \& \& <br>
\hline \& BUS \& $=0$ \& 2nd byte of IR <br>
\hline \& DS ${ }_{1,0}$ \& $=10$ \& to $D$ inputs <br>
\hline \& SE \& $=1$ \& Sign extend <br>
\hline \& \& \& force D inputs to 0 <br>
\hline \& \& \& <br>
\hline \& I 8 BE 6

B \& $=010$
$=1001$ \& Result to PC <br>
\hline \& BSEL \& = 1001 \& <br>
\hline \& \& \& <br>
\hline \& BUS \& \& <br>
\hline \& $\mathrm{BS}_{1,0}$ \& $=00$ \& Nothing to BUS <br>
\hline
\end{tabular}

## BSR




Assumptions

1. The rel. addr. is located in the IR 2nd byte
2. Opcode $=001 / 001 / 10$ CS location 21148

| $\frac{\text { Location }}{21148}$ | $\frac{\text { ILL }}{\text { INOmmand }} \frac{\text { CSPMAR }}{}$ | Description <br> * Increment SP by 2 and send to the MAR <br> * Fetch next sequential microinstruction |
| :---: | :---: | :---: |
| $2115_{8}$ | SPC | * Write PC to memory <br> * Jump to CS loc. $4000_{8}$ |



$\frac{\text { Algorithm }}{P C<-P C}$ plus rel. addr. SE

1. The Assumptions rel addr. is
located in the IR
2nd byte
2. Opcode $=001 / 001 / 11$
cs location $2116_{8}$
$\frac{\text { Location }}{2116_{8}}$ ILL Command

* PC $\frac{\text { Description }}{-- \text { PC plus }}$
rel. addr
* Jump to FETCH routíne at CS $\mathrm{IOOO}_{8}$ via NA field

Assembly

| Location | Microinstruction |  | Comments |
| :---: | :---: | :---: | :---: |
| $21168_{8}$ | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | JMAP |
|  | $\mathrm{S}_{1} \mathrm{~N}_{\mathbf{2}}, 0$ | $=00$ | FETCH next uinstr. |
|  | NA ${ }^{1}$ | $=1000_{8}$ | $\text { at cs } 1000_{8}$ |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000101$ | D plus A |
|  | Cin 0 0 | $=0$ $=0$ | "Carry in" $=0$ |
|  |  | - |  |
|  | $\mathrm{M}_{1} \mathrm{O}$ | $=00$ | Normal mode |
|  | ASEL | $=1001$ | PC |
|  |  |  |  |
|  |  | $=0$ | 2nd byte of IR |
|  | $\mathrm{DS}_{1,0}$ | $=10$ | to $D$ inputs |
|  | SE | $=1$ | Sign extend |
|  |  |  |  |
|  | I 8 -6 BSEL | $=010$ $=1001$ | Result to PC |
|  | BSEL | $=1001$ |  |
|  |  |  |  |
|  | BUS |  |  |
|  | $\overline{B S}_{1,0}$ | $=00$ | Nothing to BUS |



Algorithm
Put device code on BUS
Put AC (i.e. data) on Bus

Assumptions

1. Assume DCR is valid
2. Data written from AC
3. Opcode $=000 / 000 / 00$ CS location $2000_{8}$
$\frac{\text { Location }}{2000_{8}} \quad \frac{\text { ILL }}{\text { DCommand }}$ RTOBUS
$20018 ~ A C T O B U S ~_{8}$

* BUS $\frac{\text { Description }}{<-- \text { DCR }}$
* Fetch next sequential microinstruction
* BUS <-- AC, i.e. data
* Jump to FETCH routine at CS $1000_{8}$ via NA field

Assembly



8
$D e v i c e$
C o de

Algorithm
Put device code on BUS Read data into AC from BUS

1. Assume DCR is valid
2. Data read via AC
3. Opcode $=000 / 000 / 01$ CS location $2002_{8}$


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 20028 | 2910 |  |
|  | $\mathrm{I}_{3-0}=1110$ | Continue |
|  | 2901 |  |
|  | $\overline{I_{5-0}}=000100$ | A plus 0 |
|  | $C_{\text {in }}=0$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1} \mathrm{O}=00$ | Normal mode |
|  | ASEL $=0000$ | DCR |
|  | $I_{8-6}=000$ | Don't store result |
|  | 8-6 | Dont store result |
|  | BUS |  |
|  | $\begin{array}{ll}B S_{1}, 0 & =01 \\ I / O & =1\end{array}$ | Result to I/O as |
|  | I/O'SEL $=1$ | a device code |
|  | $I / O S / \bar{D}=0$ |  |
|  |  |  |
| 20038 | 2910 |  |
|  | $\overline{I_{3-0}}=0010$ | JMAP |
|  | $\begin{array}{ll}\mathrm{S}_{1}, 0 & =00 \\ \mathrm{NA}^{\prime} & =1000\end{array}$ |  |
|  | $\mathrm{NA}^{\prime}=10008$ | $\text { at CS } 1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $I_{5-0}=000111$ |  |
|  | $\begin{array}{ll}c_{\text {chin }} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1,0}=00$ | Normal mode |
|  | BUS $=1$ |  |
|  | BUS $=1$ | $D$ inputs from BUS |
|  | $\begin{array}{ll}\text { I } 8-6 & =010 \\ \text { BSEL } & =0011\end{array}$ | Result to AC |
|  | BSEL $=0011$ |  |
|  |  |  |
|  | BUS |  |
|  | I/O SEL $=1$ | Data from input |
|  |  | device onto BUS |
|  | I/O S/D $=0$ |  |



16
I m m e d i a t e
d a t a

Algorithm
TEMP1 <-- PC

Assumptions

1. Upon completion of the ea calculation, TEMP1 will contain the ea
2. X's imply Don't Cares
3. Opcode $=000 / 0 \mathrm{XX} / \mathrm{xX}$ cs location $3000_{8}$
$\frac{\text { Location }}{3000_{8}} \quad$ ILL Command
Description

* Move PC to TEMP1
* Fetch next microinstruction using the IR opcode address


## Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| 30008 | 2910 |  |
|  | $\mathrm{I}_{3-0}=0010$ | JMAP |
|  | $\mathrm{S}_{1,0}=10$ | NA from IR opcode |
|  |  |  |
|  | 2901 |  |
|  | $\overline{\mathrm{I}_{5-0}}=000100$ |  |
|  | $\begin{array}{ll}C_{\text {in }} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  |  |  |
|  | $\mathrm{M}_{1+0}=00$ |  |
|  | ASEL $=1001$ | PC |
|  | $\mathrm{I}_{8-6}=010$ | Result to TEMP |
|  | BSEL $=0100$ | Result to TEMP1 |
|  |  |  |
|  | BUS |  |
|  | $\overline{B S}_{1,0}=00$ | Nothing to BUS |

## Direct Addressing



16

D i rect
A d d ress $s$

Algorithm
PC <- PC plus 2
TEMP1 <-- M[PC]

Assumptions

1. Upon completion of the ea calculation, TEMP1 will contain the ea
2. X's imply Don't Cares
3. Opcode $=000 / 1 \mathrm{XX} / \mathrm{XX}$ CS location 30048
$\frac{\text { Location }}{30048} \quad \frac{\text { ILL Command }}{\text { INCPCMAR }}$
${ }^{3005} 8$
LTEMP

Description

* Increment PC by 2
* Send result to MAR
* Fetch next sequential microinstruction
* Read memory into TEMP1
* Fetch next microinstruction using IR opcode address

| Location | Microinstruction |  | Comments |
| :---: | :---: | :---: | :---: |
| 30048 | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=1110$ | Continue |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000101$ |  |
|  | Cin | $=0$ $=0$ | "Carry in" $=0$ |
|  |  | $=0$ |  |
|  |  |  | Normal mode |
|  | ASEL | $=1001$ | PC |
|  | BUS | $=0$ | 2 to D inputs |
|  | $\mathrm{DS}_{1} \mathrm{~m}$ ¢éd. | $=00$ $=00000010$ | 2 (o D inputs |
|  | Immed. | $=00000010$ |  |
|  | $\mathrm{I}_{8-6}$ | $=011$ | Result to PC |
|  | BSEL | $=1001$ |  |
|  | BUS |  |  |
|  | $\mathrm{BS}_{1}{ }^{\text {a }}$ | $=01$ | Y output to BUS |
|  |  | $=1$ |  |
| 30058 |  |  |  |
|  | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | JMAP |
|  | $\mathrm{S}_{1,0}$ | $=10$ | NA from IR opcode |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{\text {C-0 }}$ | $=000111$ $=0$ | D plus 0 |
|  | Cin 0 | $=0$ $=0$ | "Carry in" $=0$ |
|  |  |  |  |
|  | $\mathrm{M}_{1}$, 0 | $=00$ | Normal mode |
|  | BUS | $=1$ | D inputs from bus |
|  |  |  | D inputs from Bus |
|  |  | $=010$ $=0100$ | Result to TEMP1 |
|  | BSEL | $=0100$ |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | $\mathrm{R} / \stackrel{\text { W }}{ }$ | $=1$ |  |

## Indirect Addressing



16


Algorithm
$\overline{P C}<-$ PC plus 2
TEMP1 <-- M[PC]
TEMP1 <-- M[TEMP1]

| $\frac{\text { Location }}{3010_{8}}$ | $\frac{\text { ILL }}{\text { INCPMmand }}$ | Description <br> * Increment PC by 2 <br> * Send result to MAR <br> * Fetch next sequential microinstruction |
| :---: | :---: | :---: |
| 30118 | LTEMP | * Read memory into TEMP1 <br> * Fetch next sequential microinstruction |
| 30128 | TEMAR | * Send TEMP1 to MAR <br> * Fetch next sequential microinstruction |
| 30138 | LTEMP | * Read memory into TEMP1 <br> * Fetch next microinstruction using IR opcode address |

## Assembly

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 30108 | $\frac{2910}{I_{3}-0}=1110$ |  | Continue |
|  | 2901 |  |  |
|  | $\begin{aligned} & \overline{I_{5-0}} \\ & C_{i n} \\ & 0>\bar{I} \end{aligned}$ | $=000101$ | D plus A "Carry in" $=0$ |
|  |  | $=0$ $=0$ |  |
|  |  | $=0$ |  |
|  | $\begin{array}{ll} { }^{M}{ }_{1}{ }^{\circ} & =00 \\ A_{S E L} & =1001 \end{array}$ |  | Normal mode PC |
|  |  |  |  |
|  | BUS | $=0$ | 2 to D inputs |
|  | Immed. | $\begin{aligned} & =00 \\ & =00000010 \end{aligned}$ |  |
|  |  |  |  |
|  | $\mathrm{I}_{\text {BSE }}$ | $=011$ $=1001$ | Result to PC |
|  | BSEL |  |  |
|  | BUS |  |  |
|  | ${ }_{\text {LDM }}{ }^{\text {a }}$ AR | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
| 30118 | 2910 |  |  |
|  |  |  |  |
|  | $\mathrm{I}_{3-0}$ | $=1110$ | Continue |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000111$ | $\begin{aligned} & \text { D plus o } \\ & \text { "Carry in" }=0 \end{aligned}$ |
|  | Cin | $=0$ $=0$ |  |
|  |  | - |  |
|  | $M_{1,0}$ | $=00$ | Normal mode |
|  | BUS | $=1$ | D inputs from BuS |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}{ }_{\text {BSEL }}$ | $\begin{aligned} & =010 \\ & =0100 \end{aligned}$ | Result to TEMPI |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | R/W | $=1$ |  |
|  |  |  |  |

Assembly (Cont.)


## Relative Addressing



16
$R \quad e \quad 1 \quad a \quad t \quad i \quad v e$
A d d res s

Algorithm
PC <-- PC plus 2
TEMP1 <-- M[PC]
TEMP1 <-- PC plus TEMP1

Assumptions

1. Upon completion of the
ea calculation, TEMP1
will contain the ea
2. X's imply Don't Cares
3. Opcode $=001 / 1 X X / X X$
cs location 30148


Assembly

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 30148 | $I_{3-0}$ | $=1110$ | Continue |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000101$ | D plus A "Carry in" $=0$ |
|  | Cin | $=0$ $=0$ |  |
|  |  |  |  |
|  | ${ }_{A S}^{M_{1} \in E} \frac{0}{L}$ | $\begin{aligned} & =00 \\ & =1001 \end{aligned}$ | Normal mode PC |
|  |  |  |  |
|  | BUS $\quad=0$ |  | 2 to D inputs |
|  | $\begin{aligned} & \mathrm{DS}_{1} \\ & \text { Immed. } \end{aligned}$ | $\begin{aligned} & =00 \\ & =00000010 \end{aligned}$ |  |
|  |  |  |  |
|  | $\mathrm{I}_{8-6}$ | $=011$ | Result to PC |
|  | BSEL | $=1001$ |  |
|  | BUS |  |  |
|  |  | $\begin{aligned} & =01 \\ & =1 \end{aligned}$ | Y output to BUS |
|  |  |  |  |
|  |  |  |  |
| 30158 | 2910 |  |  |
|  | $\overline{I_{3-0}}$ | $=1110$ | Continue |
|  |  |  |  |
|  | 2901 |  |  |
|  | C$\mathrm{C}_{\text {jn }}$00 | $\begin{aligned} & =000111 \\ & =0 \\ & =0 \end{aligned}$ | $\begin{aligned} & \text { D plus 0 } \\ & \text { "Carry in" }=0 \text {. } \end{aligned}$ |
|  |  |  |  |
|  |  |  |  |
|  | $M_{1,0}=00$ |  | Normal mode |
|  |  |  |  |  |
|  | BUS | $=1$ | D inputs from Bus |
|  | $\mathrm{I}_{8-6}{ }_{\text {BSEL }}$ | $\begin{aligned} & =010 \\ & =0100 \end{aligned}$ | Result to TEMP1 |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | $\mathrm{R} / \overline{\mathrm{W}} \quad=1$ |  |  |
|  |  |  |  |  |

Assembly (Cont.)

| 30168 | 2910 |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{3-0}$ | $=0010$ | JMAP |
|  | $\mathrm{S}_{1,0}$ | $=10$ | NA from IR opcode |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000001$ | A plus B |
|  | Cin | $=0$ $=0$ | "Carry in" $=0$ |
|  |  | - 0 |  |
|  | $\mathrm{M}_{1} \mathrm{O}$ | $=00$ | Normal mode |
|  | ASEL | $=1001$ | PC |
|  | BSEL | $=0100$ | TEMP1 |
|  | $I_{8-6}$ | $=010$ | Store result |
|  |  |  |  |
|  | BUS |  |  |
|  | $\mathrm{BS}_{1,0}$ | $=00$ | Nothing to BUS |

## Indexed Addressing



Algorithm
PC <-- PC plus 2
TEMP1 <-- M[PC]
TEMP1 <-- TEMP1 plus AC
SP
IX
IY

Assumptions

1. Upon completion of the ea calculation, TEMP1 will contain the ea
2. Opcode $=010 / 0--/--$ CS location 30208

| $\frac{\text { Location }}{3020} 8$ | ILL Command |
| :---: | :---: |
| $3021_{8}$ | INCRIA |
| $3022_{8}$ | ADD |
| $3023_{8}$ | TFRIA |
| $3024_{8}$ | TFRIA |

```
Assembly
```

| Location | Microi | truction | Comments |
| :---: | :---: | :---: | :---: |
| 30208 | $\frac{2910}{\mathrm{I}_{3}-0}=1110$ |  |  |
|  |  |  |  |
|  |  |  | continue |
|  | 2901 |  |  |
|  | $\begin{aligned} & \overline{I_{5-0}} \\ & C_{i n}^{1} \\ & 0\rangle \overline{1} \end{aligned}$ | $=000100$ | $\begin{aligned} & \text { A plus 0 } \\ & \text { "Carry in" }=0 \end{aligned}$ |
|  |  |  |  |
|  |  | $=0$ |  |
|  | ASEL | $\begin{aligned} & =00 \\ & =1001 \end{aligned}$ | Normal mode |
|  |  |  | PC |
|  | ${ }_{\text {I }}^{\text {BSEL }}$ | $=010$ | Result to TEMP1 |
|  |  | $=0100$ |  |
|  | BUS |  | Nothing to BuS |
|  | $\overline{B S_{1}}, 0$ | $=00$ |  |
|  |  |  |  |
| $3^{3021} 8$ | 2910 |  |  |
|  | $\mathrm{I}_{3-0}$ | $=1110$ | Continue |
|  | 2901 |  |  |
|  |  |  |  |
|  | $\mathrm{I}_{5-0}$$\mathrm{C}_{\text {in }}$071 | $=000101$ | D plus A "Carry in" $=0$ |
|  |  | $=0$ $=0$ |  |
|  |  | $=0$ |  |
|  | ${ }^{\mathrm{M}} \mathrm{ASEE}^{\text {e }}$ | $\begin{aligned} & =00 \\ & =1001 \end{aligned}$ |  |
|  |  |  | Normal mode$P C$ |
|  | BUS $=0$ |  |  |
|  |  |  | 2 to D inputs |
|  | DS ${ }^{\text {Immed. }}$ | $\begin{aligned} & =00 \\ & =00000010 \end{aligned}$ |  |
|  |  |  |  |
|  | $\mathrm{I}_{8 S E L}$ | $\begin{aligned} & =011 \\ & =1001 \end{aligned}$ | $\begin{aligned} & \text { Result to PC } \\ & \text { PC } \end{aligned}$ |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  | $\overline{B S}_{1}$ | $=01$ | Y output to BUS |
|  | LDMAR | $=1$ |  |

## Assembly

## Location

| 30228 | $\underline{2910}$ |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | $\overline{I_{3-0}}$ | $=1110$ | Continue |
|  | 2901 |  |  |
|  | I5-0 | $=000101$ |  |
|  | $c_{\text {in }}$ | $=1$ | $c_{\text {in }}$ from CARRY bit |
|  | SS | $=1$ | Set status bits |
|  | BUS | $=1$ | D inputs of 2901 come from BUS |
|  |  |  |  |
|  | $\mathrm{M}_{1}{ }^{\text {d }}$, O | $=00$ | Normal mode |
|  | ASEL | $=0011$ |  |
|  |  |  |  |
|  | ${ }_{\text {BSEL }}{ }^{\text {B }}$ - | $=010$ | Result to AC |
|  | BSEL | $=0011$ |  |
|  | BUS |  |  |
|  | MEMSEL | $=1$ | Read from memory |
|  | R/W |  |  |
|  | R/W | $=1$ |  |

## Location



Assembly

Location


## Macroinstruction FETCH



Assembly

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $1000_{8}$ | 2910 |  |
|  | $\overline{I_{3}-0}$, $=0011$ | CJP |
|  | TEST $_{3-0}=0101$ | Interrupt status flag |
|  | $\begin{array}{ll}\text { POL } & =0 \\ S & =00\end{array}$ | Positive polarity |
|  | $\begin{array}{ll}\mathrm{S}_{\mathrm{NA}}^{1}, 0 & =00 \\ =04008\end{array}$ | Jump to CS 04008 |
|  | ${ }^{0} 0{ }_{8}$ |  |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000101$ | A plus D |
|  | $\begin{array}{ll}C_{i n} & =0 \\ 071 & =0\end{array}$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  | $\mathrm{M}_{1}+0 \quad=00$ | Normal mode |
|  | ASEL $=1001$ | PC |
|  | BUS $=0$ |  |
|  | $\mathrm{DS}_{1} 0=00$ | 2 to D inputs |
|  | Immed. $=00000010$ |  |
|  |  |  |
|  | $I_{8-6}=000$ | Don't store result |
|  |  |  |
|  | BUS |  |
|  | $\overline{B S}^{\text {B }} 0=01$ | $Y$ output to BUS |
|  | LDMAR $=1$ | \% |

Assembly (cont.)

| 10018 |  |  |  |
| :---: | :---: | :---: | :---: |
|  | $\frac{I_{3-0}}{}$ | $=0010$ | JMAP |
|  | $\mathrm{S}_{1,0}$ | $=11$ | NA from IR (ea/ |
|  |  |  | opcode) |
|  | 2901 |  |  |
|  | $\overline{I_{5} 0}$ |  |  |
|  | ${ }_{C}$ | $=000101$ | A plus D |
|  | 071 | $=0$ $=0$ | "Carry in" $=0$ |
|  |  |  |  |
|  | $\mathrm{M}_{1} \mathrm{O}$ | $=00$ | Normal mode |
|  | ASEL | $=1001$ | PC |
|  |  |  |  |
|  | BUS | $=0$ | 2 to D inputs |
|  | ${ }_{\text {DS }}^{1}$ Iméd. | $=00$ $=00000010$ |  |
|  |  | $=00000010$ |  |
|  | $\mathrm{I}_{8-6}$ | $=010$ | Result to PC |
|  | BSEL | $=1001$ |  |
|  |  |  |  |
|  |  |  |  |
|  | BUS |  |  |
|  | MEMSEI | $=1$ | Read value from |
|  |  |  | memory into IR |
|  | R/W | $=1$ |  |
|  | LDIR | $=1$ |  |
|  |  |  |  |

## Interrupt Servicing Routine

Algorithm
set INTACK
M[SP] <-- PC
Save status register
Set PC to macroinstruction servicing routine

Assumptions

1. CS location 0400
2. Current PC will be saved on user stack via microcode
3. Current status flags will also be saved on the stack.
4. Macrocode servicing routine at location ${ }^{100} 10$
5. The last macroinstruction in the servicing routine will be RTI

| $\frac{\text { Location }}{0400_{8}}$ | $\frac{\text { ILL }}{\text { IN }} \frac{\text { Command }}{\text { CIASM }}$ | Description <br> * Increment SP and send result to MAR <br> * Acknowledge interrupt <br> * Fetch next sequential microinstruction |
| :---: | :---: | :---: |
| $\mathrm{OHO1}_{8}$ | SPC | * Write PC to memory <br> * Fetch next sequential microinstruction |
| 04028 | INCSPMAR | * Increment SP and send result to MAR <br> * Fetch next sequential microinstruction |
| 04038 | FORPC | * $\mathrm{PC}<--100_{10}$ <br> * Save status register |

Assembly


## Assembly (Cont.)



Assembly (Cont.)

| ${ }^{0403} 8$ | 2910 |  | JMAP |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | $\mathrm{I}_{3-0}$ | $=0010$ |  |
|  | S ${ }_{\text {\% }}$, 0 | $=00$ | FETCH next uinstr. |
|  | NA' | $=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |  |
|  | 2901 |  |  |
|  | $\mathrm{I}_{5-0}$ | $=000111$ | D plus 0 |
|  | cin | $=0$ $=0$ | "Carry in" $=0$ |
|  | 071 | $=0$ |  |
|  | $\mathrm{M}_{1}$, 0 | $=00$ | Normal mode |
|  |  |  |  |
|  | DS | $=0$ | $10010^{10}$ to D inputs |
|  | ${ }_{\text {Im }}{ }^{\text {I }}$ éd. | $=00$ $=01100100$ |  |
|  |  |  |  |
|  |  |  |  |
|  | ${ }_{\text {BSE }}^{18}$ | $=011$ | Result to PC |
|  |  | $=1001$ |  |
|  |  |  |  |
|  | BUS |  |  |
|  | $\mathrm{BS}_{2} \mathrm{O}$ |  |  |
|  | MEMSEL | $=1$ | to memory |
|  |  |  |  |
|  | R/W | $=0$ |  |

```
Algorithm
PC <-- 0
Reset BUS
FETCH lst macroinstruction
```


## Location <br> $0000_{8}$ <br> ILL Command

Assumptions

1. The bootstrap program
is located in ROM $0_{16}$
2 . CS location $0000_{8}$

* PC <-- $\frac{\text { Description }}{0}$
* Jump to FETCH routine at CS $\mathrm{lOOO}_{8}$ via NA field

| Location | Microinstruction | Comments |
| :---: | :---: | :---: |
| $0000_{8}$ | 2910 |  |
|  | $\overline{I_{3-0}}=0010$ | JMAP |
|  | $\mathrm{S}_{1}, 0=00$ | FETCH next uinstr. |
|  | $\mathrm{NA}^{\prime \prime}=1000_{8}$ | at CS $1000_{8}$ |
|  |  |  |
|  | 2901 |  |
|  | $\mathrm{I}_{5-0}=000111$ | D plus 0 |
|  | Cin $=0$ | "Carry in" $=0$ |
|  | $071=0$ |  |
|  |  |  |
|  | $\mathrm{M}_{1,0}=00$ | Normal mode |
|  |  |  |
|  | BUS $\quad=0$ | 0 to D inputs |
|  | $\mathrm{DS}_{1} 60=00$ |  |
|  | Immed. $=00000000$ |  |
|  |  |  |
|  | $I_{8-6}=010$ | Result to PC |
|  | BSEL $=1001$ |  |
|  |  |  |
|  |  |  |
|  | BUS |  |
|  | $\overline{\mathrm{BS}_{1}, 0} 0=00$ | Nothing to BUS |

## Appendix B -- Input File for Generation Program

The following pages contain the input file that the control bit generation program read. The format for the various fields is as follows:

ILL command -- j_or_ns -- s -- NA -- flag -- pol -- cs_loc

These parameters were explained in considerable detail in section 12.2.

| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2740 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LAC | 1 | 0 | 1000 | 0 | 0 | 2741 |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2742 |
| SAC | 1 | 0 | 1000 | 0 | 0 | 2743 |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2744 |
| AND | 1 | 0 | 1000 | 0 | 0 | 2745 |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2746 |
| OR | 1 | 0 | 1000 | 0 | 0 | 2747 |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2750 |
| ADD | 1 | 0 | 1000 | 0 | 0 | 2751 |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 2752 |
| SUB | 1 | 0 | 1000 | 0 | 0 | 2753 |
| INCS PMAR | 0 | 0 | 0000 | 0 | 0 | 2754 |
| SAC | 1 | 0 | 1000 | 0 | 0 | 2755 |
| SPMARDEC | 0 | 0 | 0000 | 0 | 0 | 2756 |
| LAC | 1 | 0 | 1000 | 0 | 0 | 2757 |
| SPMARDEC | 0 | 0 | 0000 | 0 | 0 | 2760 |
| LPC | 1 | 0 | 1000 | 0 | 0 | 2761 |
| SPMARDEC | 0 | 0 | 0000 | 0 | 0 | 2762 |
| LPCRS | 1 | 0 | 1000 | 0 | 0 | 2763 |
| NOP | 1 | 0 | 1000 | 0 | 0 | 2764 |
| INC | 1 | 0 | 1000 | 0 | 0 | 2040 |
| DEC | 1 | 0 | 1000 | 0 | 0 | 2042 |
| ROR | 1 | 0 | 1000 | 0 | 0 | 2044 |
| ROL | 1 | 0 | 1000 | 0 | 0 | 2046 |
| CLR | 1 | 0 | 1000 | 0 | 0 | 2050 |
| COM | 1 | 0 | 1000 | 0 | 0 | 2052 |
| TFR | 1 | 0 | 1000 | 0 | 0 | 2054 |
| HLT | 2 | 0 | 1000 | 8 | 1 | 2056 |
| NOP | 1 | 0 | 2056 | 0 | 0 | 2057 |
| TZ1 | 2 | 0 | 1000 | 4 | 0 | 2100 |
| TZ0 | 2 | 0 | 1000 | 4 | 1 | 2102 |
| TNVONC | 2 | 0 | 1000 | 7 | 1 | 2104 |
| TZ0 | 2 | 0 | 1000 | 4 | 0 | 2105 |
| TNV1 | 2 | 0 | 1000 | 7 | 0 | 2106 |
| TNV0 | 2 | 0 | 1000 | 7 | 1 | 2110 |
| TNV1NC | 2 | 0 | 4000 | 7 | 0 | 2112 |
| TZ1 | 2 | 0 | 1000 | 4 | 0 | 2113 |
| PCREL | 1 | 0 | 1000 | 0 | 0 | 4000 |
| INCSPMAR | 0 | 0 | 0000 | 0 | 0 | 2114 |
| SPC | 1 | 0 | 4000 | 0 | 0 | 2115 |
| PCREL | 1 | 0 | 1000 | 0 | 0 | 2116 |
| DCRTOBUS | 0 | 0 | 0000 | 0 | 0 | 2000 |
| ACTOBUS | 1 | 0 | 1000 | 0 | 0 | 2001 |
| DCRTOBUS | 0 | 0 | 0000 | 0 | 0 | 2002 |
| DATATOAC | 1 | 0 | 1000 | 0 | 0 | 2003 |
| PCTEMP1 | 1 | 2 | 0000 | 0 | 0 | 3000 |
| INCPCMAR | 0 | 0 | 0000 | 0 | 0 | 3004 |
| LTEMP | 1 | 2 | 0000 | 0 | 0 | 3005 |
| INCPCMAR | 0 | 0 | 0000 | 0 | 0 | 3010 |


| LTEMP | 0 | 0 | 0000 | 0 | 0 | 3011 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TEMAR | 0 | 0 | 0000 | 0 | 0 | 3012 |
| LTEMP | 1 | 2 | 0000 | 0 | 0 | 3013 |
| INCPCMAR | 0 | 0 | 0000 | 0 | 0 | 3014 |
| LTEMP | 0 | 0 | 0000 | 0 | 0 | 3015 |
| TEMPC | 1 | 2 | 0000 | 0 | 0 | 3016 |
| TFRIA | 0 | 0 | 0000 | 0 | 0 | 3020 |
| INCPCMAR | 0 | 0 | 0000 | 0 | 0 | 3021 |
| ADD | 0 | 0 | 0000 | 0 | 0 | 3022 |
| TFRIA | 0 | 0 | 0000 | 0 | 0 | 3023 |
| TFRIA | 1 | 2 | 1000 | 0 | 0 | 3024 |
| TINT | 2 | 0 | 0400 | 5 | 0 | 1000 |
| LIRPCINC | 1 | 3 | 0000 | 0 | 0 | 1001 |
| INCIASM | 0 | 0 | 0000 | 0 | 0 | 0400 |
| SPC | 0 | 0 | 0000 | 0 | 0 | 0401 |
| INCSPMAR | 0 | 0 | 0000 | 0 | 0 | 0402 |
| FORPC | 1 | 0 | 1000 | 0 | 0 | 0403 |
| INIT | 1 | 0 | 1000 | 0 | 0 | 0000 |

## Appendix $\subset$-- Control Store Memory Dump

A memory dump of the cs memory, the output of the computer program written to generate the control bits, is seen on the following pages. Please note that only the locations with relevant data are shown.

| CS | s | NA | i3 0 | pol | t3 0 | immed | ds | BUS | se | te |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| 0000 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 0001 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 0400 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 0401 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 0402 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 0403 | 00 | 1000 | 0010 | 0 | 0000 | 01100100 | 00 | 0 | 0 | 0 |
| 0404 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 1000 | 00 | 0400 | 0011 | 0 | 0101 | 00000010 | 00 | 0 | 0 | 0 |
| 1001 | 11 | 0000 | 0010 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 1002 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2000 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2001 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2002 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2003 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2004 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2040 | 00 | 1000 | 0010 | 0 | 0000 | 00000001 | 00 | 0 | 0 | 0 |
| 2041 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2042 | 00 | 1000 | 0010 | 0 | 0000 | 11111111 | 00 | 0 | 0 | 0 |
| 2043 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2044 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2045 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2046 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2047 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2050 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2051 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2052 | 00 | 1000 | 0010 | 0 | 0000 | 11111111 | 00 | 0 | 0 | 0 |
| 2053 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2054 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2055 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2056 | 00 | 1000 | 0011 | 1 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2057 | 00 | 2056 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2100 | 00 | 1000 | 0011 | 0 | 0100 | 00000000 | 10 | 0 | 1 | 1 |
| 2101 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2102 | 00 | 1000 | 0011 | 1 | 0100 | 00000000 | 10 | 0 | 1 | 1 |
| 2103 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2104 | 00 | 1000 | 0011 | 1 | 0111 | 00000000 | 00 | 0 | 0 | 0 |
| 2105 | 00 | 1000 | 0011 | 0 | 0100 | 00000000 | 10 | 0 | 1 | 1 |
| 2106 | 00 | 1000 | 0011 | 0 | 0111 | 00000000 | 10 | 0 | 1 | 1 |
| 2107 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2110 | 00 | 1000 | 0011 | 1 | 0111 | 00000000 | 10 | 0 | 1 | 1 |
| 2111 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2112 | 00 | 4000 | 0011 | 0 | 0111 | 00000000 | 00 | 0 | 0 | 0 |
| 2113 | 00 | 1000 | 0011 | 0 | 0100 | 00000000 | 10 | 0 | 1 | 1 |
| 2114 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |


| 2115 | 00 | 4000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2116 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 10 | 0 | 1 | 0 |
| 2117 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2740 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2741 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2742 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2743 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2744 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2745 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2746 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2747 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2750 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2751 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2752 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 2753 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2754 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 2755 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 27.56 | 00 | 0000 | 1110 | 0 | 0000 | 11111110 | 00 | 0 | 0 | 0 |
| 2757 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2760 | 00 | 0000 | 1110 | 0 | 0000 | 11111110 | 00 | 0 | 0 | 0 |
| 2761 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2762 | 00 | 0000 | 1110 | 0 | 0000 | 11111110 | 00 | 0 | 0 | 0 |
| 2763 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 2764 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3000 | 10 | 0000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 |  |
| 3001 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3002 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3003 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3004 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 3005 | 10 | 0000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 3006 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3007 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3010 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 3011 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 3012 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3013 | 10 | 0000 | 0010 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 3014 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 3015 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 3016 | 10 | 0000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3017 | 00 | 0000 | 0000 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3020 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3021 | 00 | 0000 | 1110 | 0 | 0000 | 00000010 | 00 | 0 | 0 | 0 |
| 3022 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 1 | 0 | 0 |
| 3023 | 00 | 0000 | 1110 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 3024 | 10 | 0000 | 0010 | 0 | 0000 | 00000000 | 00 | 0 | 0 | 0 |
| 4000 | 00 | 1000 | 0010 | 0 | 0000 | 00000000 | 10 | 0 | 1 | 0 |



| 2115 | 1001 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2116 | 1001 | 1001 | 00 | 010 | 000101 | 0 | 0 | 0 | 00 | 0 |
| 2117 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 2740 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2741 | 0000 | 0011 | 00 | 010 | 000111 | 0 | 0 | 1 | 00 | 0 |
| 2742 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2743 | 0011 | 0000 | 00 | 000 | 000100 | 0 | 0 | 1 | 00 | 0 |
| 2744 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2745 | 0011 | 0011 | 00 | 010 | 100101 | 0 | 0 | 1 | 00 | 0 |
| 2746 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2747 | 0011 | 0011 | 00 | 010 | 011101 | 0 | 0 | 1 | 00 | 0 |
| 2750 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2751 | 0011 | 0011 | 00 | 010 | 000101 | 0 | 1 | 1 | 00 | 0 |
| 2752 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 2753 | 0011 | 0011 | 00 | 010 | 001101 | 0 | 1 | 1 | 00 | 0 |
| 2754 | 1110 | 1110 | 00 | 011 | 000101 | 0 | 0 | 0 | 01 | 0 |
| 2755 | 0011 | 0000 | 00 | 000 | 000100 | 0 | 0 | 1 | 00 | 0 |
| 2756 | 1110 | 1110 | 00 | 010 | 001100 | 1 | 0 | 0 | 01 | 0 |
| 2757 | 0000 | 0011 | 00 | 010 | 000111 | 0 | 0 | 1 | 00 | 0 |
| 2760 | 1110 | 1110 | 00 | 010 | 001100 | 1 | 0 | 0 | 01 | 0 |
| 2761 | 0000 | 1001 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 2762 | 1110 | 1110 | 00 | 010 | 001100 | 1 | 0 | 0 | 01 | 0 |
| 2763 | 0000 | 1001 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 2764 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3000 | 1001 | 0100 | 00 | 010 | 000100 | 0 | 0 | 0 | 00 | 0 |
| 3001 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3002 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3003 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3004 | 1001 | 1001 | 00 | 011 | 000101 | 0 | 0 | 0 | 01 | 0 |
| 3005 | 0000 | 0100 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 3006 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3007 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3010 | 1001 | 1001 | 00 | 011 | 000101 | 0 | 0 | 0 | 01 | 0 |
| 3011 | 0000 | 0100 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 3012 | 0100 | 0000 | 00 | 000 | 000100 | 0 | 0 | 0 | 01 | 0 |
| 3013 | 0000 | 0100 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 3014 | 1001 | 1001 | 00 | 011 | 000101 | 0 | 0 | 0 | 01 | 0 |
| 3015 | 0000 | 0100 | 00 | 010 | 000111 | 0 | 0 | 0 | 00 | 0 |
| 3016 | 1001 | 0100 | 00 | 010 | 000001 | 0 | 0 |  | 00 | 0 |
| 3017 | 0000 | 0000 | 00 | 000 | 000000 | 0 | 0 | 0 | 00 | 0 |
| 3020 | 1001 | 0100 | 00 | 010 | 000100 | 0 | 0 | 0 | 00 | 0 |
| 3021 | 1001 | 1001 | 00 | 011 | 000101 | 0 | 0 |  | 01 | 0 |
| 3022 | 0011 | 0011 | 00 | 010 | 000101 | 0 | 1 | 1 | 01 | 0 |
| 3023 | 0011 | 9999 | 10 | 010 | 000100 | 0 | 1 |  | 00 | 0 |
| 3024 | 0011 | 0100 | 10 | 010 | 000100 | 0 | 0 | 1 | 00 | 0 |
| 4000 | 1001 | 1001 | 00 | 010 | 000101 | 0 | 0 |  | 00 | 0 |


| cs | memsel | r_w | Idmar | io_sel | io_s_d | intack | rs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | 0 | $\overline{0}$ | 0 | 0 | 0 | 0 | 0 |
| 0001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0400 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0401 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0402 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0403 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0404 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1000 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1001 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2000 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2001 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2002 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2003 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2004 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2040 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2041 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2042 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2043 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2044 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2045 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2046 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2047 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2050 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2051 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2052 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2053 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2054 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2055 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2056 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2057 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2100 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2101 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2102 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2103 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2104 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2105 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2106 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2107 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2110 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2111 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2112 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2113 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2114 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |


| 2115 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2116 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2117 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2740 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2741 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2742 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2743 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2744 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2745 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2746 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2747 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2750 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2751 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2752 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2753 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2754 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2755 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2756 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2757 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2760 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2761 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 2762 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 2763 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2764 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3001 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3003 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3004 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3005 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 3006 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3007 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3010 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3011 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 3012 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3013 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 3014 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3015 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 3016 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3017 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3020 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3021 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 3022 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 3023 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 3024 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10 |  |  |  |  | 0 | 0 |  |

## Appendix D -- Control Bit Generation Program

This appendix contains the functions written by the author to generate the control bits. The four functions were written in the $C$ programming language and include a main function which calls the clear, generate and store functions. These functions were introduced in section 12.3 and are fully documented to promote the ease in which they may be read.

```
SOURCE FILE: [culp]main.c
FUNCTION: main.c
DESCRIPTION: This program will read data from an input
                    file, generate the corresponding
                    control bits, store these control bits
                    in the specified control store memory
                    location and print to an output
                    file a dump of the control store memory.
    Note -- The input file should use the
                                    following form for listing the data,
                                    with at least one space between
                                    each field.
DOCUMENTATION
FILES: None.
ARGUMENTS: None.
RETURN: int
    NORMAL : Normal execution
    ERROR : An error has occurred
FUNCTIONS
CALLED: clear() -- clears all the parameters
                                    passed to it. In this
                                    case, all the control bits
                                    received by clear() are
                                    set to 0.
    generate() -- produces the control bits
                                given the ILL command and
                                other needed information.
```

* store() -- stores the generated control
* 
* 
* 
* 
* AUTHOR: Steven H. Culp
* 
* 
* DATE
* CREATED: 22Mar88 Version 1.00
* 
* REVISIONS: None.
************************************************************/
\#include <stdio.h>

$\begin{array}{llrl}\text { \#define } \quad \text { MAXLEN } & 8 & \text { /* max. length of ILL command */ } \\ \text { \#define } & \text { BUFFER } & 88 & \text { mat }\end{array}$
\#define BUFFER 88 /* no. of buffer elements */


```
{
char command[MAX_LEN],
\begin{tabular}{ccc} 
/* & holds the ILL command of & */ \\
/* & which the control bits & \(* /\) \\
/* are to be generated & \(* /\) \\
/* input file name & \(* /\) \\
/* output " " & string buffer & \(* /\)
\end{tabular}
int clear(), /* a fcn. which clears the control bits */
        cs_loc, /* the Control Store location, i.e. the */
                            /* addr. of the microinstr. */
        cs[4001][88], /* Control Store is 4k by 88 bits wide */
        flag, /* which status flag is being tested wide */
        generate(), /* a fcn. which generates the control */
```



[^2]```
    printf("\noutput file name: ");
    scanf ("%s", o_f_name);
    input_file = fopen(i_f_name, "r");
    if (iñput_file == NULL)
        {
        printf("\nFile can not be opened for input.");
        return(ERROR);
        }
    output_file = fopen(o_f_name, "w");
    if (output_file == NULE)
        {
        printf("\nFile can not be opened for output.");
        return(ERROR);
        }
```

```
/* --------------------------------------------------------- */
```

/* --------------------------------------------------------- */
for (i = 0; i < 4001; i++)
for (i = 0; i < 4001; i++)
for (j = 0; j < 88; j++)
for (j = 0; j < 88; j++)
cs[i][j] = 0;

```
        cs[i][j] = 0;
```

```
/* The main loop begins here.
```

/* The main loop begins here.
while ((fgets(s_buf, BUFFER, input_file)) != NULL)

```
while ((fgets(s_buf, BUFFER, input_file)) != NULL)
```




```
                &ios_d, &i3\overline{0, &i5-0, &i8-6,' &immed, &intack,}
```

                &ios_d, &i3\overline{0, &i5-0, &i8-6,' &immed, &intack,}
                    &r_W, &s, &se, &ss, &t3_0, &te, &z_or_one))
                    &r_W, &s, &se, &ss, &t3_0, &te, &z_or_one))
            (
            (
            printf("\nAn error has occurred in clear().");
            printf("\nAn error has occurred in clear().");
            return(ERROR);
            return(ERROR);
            }
    ```
            }
```


\&j_or_ns, \&s, \&NA, \&flag, \&pol, \&cs_loc);


```
    te);
```



```
if (store(cs, cs_loc, ASEL, BSEL, bs, BUS, cin, ds,
            io_sel, io_s_d, i3_0, i5_0, i8_6, immed,
                        intack, ldir, ldmar, memsel, mōde, NA, pol
                        rs, r_w, s, se, ss, t3_0, te, z_or_one))
    (
    printf("\nAn error has occurred in store().");
    return(ERROR);
    }
)
```

```
fprintf(output_file, " CS \(s\) NA i3_0 pol t3_0");
fprintf(output_file, " immed ds BUS \(\overline{s e}\) te");
for (i \(=0\); \(i<4001\); i++)
    (
    fprintf(output_file, "\n\%04d \%02d \%04d \%04d",
                            i, cs[i][0], cs[i][1], cs[i][2]);
    fprintf(output file, " \%ild \%04d",
                            cs[i][3], \(\operatorname{cs[i][4]);~}\)
    fprintf(output file, " \%08d \%02d \%ld \%1d",
                            cs[i][5], \(\operatorname{cs}[i][6], \operatorname{cs[i][7],~cs[i][8]);~}\)
    fprintf (output file, " \%id".
        cs[i][9]);
```

    \}
    fprintf(output_file," $\backslash n \backslash n \backslash n$ CS ASEL BSEL mode i8_6");
fprintf(output_file," i5_0 z_or_o cin ss bs ldir");
for ( $i=0$; $i<4001$; $i++)^{-}$
(
fprintf(output file, "\n\%04d \%04d \%04d \%02d \%03d",
i, cs[ $\bar{i}][10], \operatorname{cs}[i][11], \operatorname{cs}[i][12], \operatorname{cs}[i][13]) ;$
fprintf(outputfile, " \%06d \%1d \%1d \%1d",
cs[i][14], cs[i][15], cs[i][16], cs[i][17]):
fprintf(output file, " \%02d \%1d".
cs[i][18], cs[i][19]);
)
fprintf(output_file," $\backslash n \backslash n \backslash n$ cs memsel r_w ldmar io_sel");
fprintf(output file," ioss_d intack rs");
for ( $i=0 ; i<4001 ; i++)^{\text {( }}$ intack rs");
fprintf(output file, " $\backslash n \% 04 d$ \%1d \%1d \%1d".
i, cs[ī][20], cs[i][21], cs[i][22]):
fprintf(output file, " \%ld \%1d \%1d \%ld",
cs[i][2̄$], \operatorname{cs[i][24],~} \operatorname{cs}[i][25], ~ c s[i][26]) ;$

```
}
```

return(NORMAL) ;
\}

/* EOJ -- Steven H. Culp -- main()

```
SOURCE FILE: [culp]clear.c
FUNCTION: clear.c
DESCRIPTION: This function clears, i.e. sets to 0 all
                                the parameters it receives.
DOCUMENTATION
FILES: None.
ARGUMENTS:
\begin{tabular}{|c|c|}
\hline ASEL & (input) int * \\
\hline & a four-bit field which selects one of the \\
\hline & 16 RAM locations to be fed into the A inputs \\
\hline & of the 2901 ALU. \\
\hline BSEL & (input) int * \\
\hline & a four-bit field which selects one of the \\
\hline & 16 RAM locations to be fed into the B inputs \\
\hline & of the 2901 ALU. BSEL also functions as the \\
\hline & \\
\hline bs & (input) int * \\
\hline & determine what data is transferred to the BUS \\
\hline BUS & (input) int * \\
\hline & indicates whether \(D\) inputs to 2901 come from the BUS or from ds \\
\hline cin & (input) int * \\
\hline & indicates whether the carry in value comes from the CARRY bit or from \(0 / 1\) \\
\hline ds & (input) int * \\
\hline & determines the source of the \(D\) inputs to the 2901 \\
\hline io_sel & (input) int * \\
\hline & determines if a transfer to an I/O device is \\
\hline io_s_d & (input) int * \\
\hline & determines whether the status of a device \\
\hline
\end{tabular}
```



```
            r_w (input) int *
                                indicates whether a read or a write
                                operation is to take place
                            (input) int *
                                determines where the D inputs to the 2910
originate
    (input) int *
    indicates whether to sign extend the D
    inputs to the 2901
    (input) int *
indicates whether current operation should
set the status flags
(input) int *
four bits which indicate the status flag to
be tested
(input) int *
allows the test result to force the D inputs
    z_or_one
                                (input) int *
                                functions as a forced set or clear for cin
RETURN: int
NORMAL : normal return
ERR_CLEAR : an error has occurred
FUNCTIONS
CALLED:
None.
AUTHOR: Steven H. Culp
DATE
CREATED: 25Mar88
                                    Version 1.00
REVISIONS: None.
```


int clear(ASEL, BSEL, bs, BUS, cin, ds, io_sel, io_s_d, i3_0, i5_0, i8_6, immed, intack, ldir, ldmar, memsel, mode, NA, pol, rs, r_w, $s, s e, s s, t 3 \_0$, te, $z_{-}$or_one)


```
*pol = 0;
*rs = 0;
*r_w = 0;
*s
*se = 0;
*SS = 0;
*t3_0 = 0;
*te = 0;
*z_or_one = 0;
return(NORMAL) ;
}
```

/* EOJ -- Steven H. Culp -- clear() */

```
*
SOURCE FILE: [culp]generate.c
FUNCTION: generate.c
DESCRIPTION: This function generates the control bits
                    for the given ILL command.
        Note -- for some instructions, the ASEL and
                                    BSEL fields are taken directly from
                                    the IR. When this occurs, a value
                                    of 9999 for ASEL and/or BSEL is
                                    generated.
DOCUMENTATION
FILES:
None.
ARGUMENTS:
ASEL (input) int *
                                    a four-bit field which selects one of the
                                    16 RAM locations to be fed into the A inputs
                                    of the 2901 ALU.
BSEL (input) int *
                                    a four-bit field which selects one of the
                                    16 RAM locations to be fed into the B inputs
                                    of the 2901 ALU. BSEL also functions as the
                                    address of the destination register.
bs
BUS
    (input) int *
                                determine what data is transferred to the BUS
                                (input) int *
                                indicates whether D inputs to 2901 come from
                                the BUS or from ds
cin
(input) int *
                                    indicates whether the carry in value comes
                                    from the CARRY bit or from 0/1
command[] (input) char *
contains the ILL command for which the control
bits are to be generated
```

| ds | (input) int * <br> determines the source of the $D$ inputs to the 2901 |
| :---: | :---: |
| flag | $\begin{aligned} & \text { (input) int } \\ & \text { indicates which status flag is to be tested } \end{aligned}$ |
| io_sel | (input) int * determines if a transfer to an $I / O$ device is to take place. |
| io_s_d | (input) int * determines whether the status of a device is requested or if data is being sent |
| i3_0 | (input) int * four bits which determine the instruction the 2910 will execute |
| i5_0 | (input) int * <br> six bits which determine the source for the ALU operands and the ALU function |
| i8_6 | (input) int * <br> three bits which determine the destination of the ALU result |
| immed | (input) int * supplies an immediate value for the $D$ inputs to the 2901 |
| intack | (input) int * acknowledges that an I/O device is prompting to be serviced. |
| j_or_ns | ```(input) int indicates whether the next microinstruction is jumped to or if it is the next sequential microinstruction``` |
| ldir | (input) int * <br> indicates that the IR is to be loaded with the value currently on the BUS |
| ldmar | (input) int * <br> indicates that the MAR is to be loaded with the value currently on the BUS |
| memsel |  |


CALLED: None.
AUTHOR: Steven H. Culp
DATE
CREATED: $25 \mathrm{Mar88}$ Version 1.00
REVISIONS: None.
/* The following defs. are for the types of termination. */

$\begin{array}{llr}\text { \#define } & \text { NORMAL } & 0 \\ \text { \#define } & \text { ERR GENERATE } & 30\end{array}$
int generate(command, flag, j_or_ns, ASEL, BSEL, bs, BUS,
cin, ds, io_sel, io_s_d, i3_0, i5_0, i8_6, immed,
intack, ldir, ldmar, memsel, mode-, NA, $\bar{p} o l, r$,
$r_{-} w, s, s e, s s, t 3 \_0$, te, z_or_one)

int flag, j_orns, *ASEL, *BSEL, *bs, *BUS, *cin, *ds,
*io sel, *io_s_d, *i3_0, *i5_0, *i8_6, *immed, *intack,
*ldīr, *ldmar, *memsel, *mode, NA, $\bar{p} o l,{ }^{\prime} r s, * r \_w, * s$,
*se, *ss, *t3_o, *te, *z_or_one;
/* Generate function begins here. In this function, only */
/* the bits which need to be set or the ones which need */
/* to be included for uniformity are generated. All */
/* other control bits are assumed to be clear, i.e. set */
/* equal to 0. This was performed by the clear(). */
switch (command[0])
\{
case 'A':
switch (command[1])
1
case 'C': /* ACTOBUS */
*i5_0 $=100$;
*cin $=0$;
*z_or_one = 0;
*mode $=0$;
*ASEL $=11$;
*i8_6 $=0$;
*bs ${ }^{-}=1$;
*io_sel = 1;
*io_s_d $=0$;
break;
)
case 'D': /* ADD */
*i5_0 $=101$;
*cin $=1$;
*ss $=1$;
*BUS $=1$;
*mode $=0$;
*ASEL $=11$;
*i8_6 $=10$;
*BSEL $=11$;
*memsel $=1$;
*r_w $=1$;
break;
\}
case 'N': /* AND */
*i5_0 $=100101$;
*cin $=0$;
*z_or_one $=0$;
*ss $\quad=1$;
*BUS $=1$;
*mode $=0$;
*ASEL $=11$;
*i8 ${ }^{6}=10$;
*BSEL $\quad=11$;
*memsel $=1$;
*r_w $=1$;
break;

```
                }
    }
case 'C':
    switch(command[1])
        case 'L':
        \i5_0 = 111
        *ciñ = 0;
        *z_or_one = 0;
        *ss= = 1;
        *mode = 11;
        *ASEL = 9999;
        *BUS = 0;
        *ds = 0;
        *immed = 0;
        *i8_6 = 10;
        *BSEL = 9999;
        *bs = 0;
        break;
        }
        case '0': /* Com */
        *i5_o = 110101;
        *ci\overline{n}=0;
        *z_or_one = 0;
        *ss}=1
        *mode = 11;
        *ASEL = 9999;
        *BUS = 0;
        *se = 1;
        *ds = 0;
        *immed = 11111111;
        *i8_6 = 10;
        *BSEL = 9999;
        *bs = 0;
        break;
        }
        }
    break;
case 'D':
    switch(command[1])
        \ell
                case 'A': /* DATATOAC */
            *i5_0 = 111;
        *cin = 0;
        *z_or_one = 0;
```

$$
\begin{aligned}
& \text { *mode }=0 \text {; } \\
& \text { *BUS }=1 \text {; } \\
& \text { *i8 } 6=10 \text {; } \\
& \text { *BSEI }=11 \text {; } \\
& \text { *io_sel }=1 \text {; } \\
& \text { *io_s_d }=0 \text {; } \\
& \text { break; }
\end{aligned}
$$

*BSEL
*BSEL
= 1001;
= 1001;
*bs
*bs
= 10;
= 10;
*memsel
*memsel
= 1;
= 1;
*r w
*r w
= 0;
= 0;
break;
break;
)
)
case 'H': /* HLT */
case 'I':
switch (command[2])
\{
case 'C':
switch(command[3])
I
case ' ': /* INC */
*i5_0 $=101$;
*cin $=0$;
*z_or_one $=0$;
*ss $\quad=1$;
*mode $=11$;
*ASEL $=9999$;
*BUS $=0$;
*ds $\quad=0$;
*immed $=1$;
*i8_6 $\quad=10$;
*BSEL $=9999$;
*bs $=0$;
break;
\}
case 'I': /* INCIASM */
(
*i5_0 $=101$;
*cin $=0$;
*z_or_one $=0$;
*mode $=0$;
*ASEL $=1110$;
*BUS $=0$;
*ds $\quad=0$;
*immed $=10$;
*i8 $6=11$;
*BSĒ $=1110$;
*bs $\quad=1$;
*ldmar $=1$;
*intack $=1$;
break;

```
                            case 'P': /* INCPCMAR */
                            {i50 = 101;
                *cin = 0;
                *z_or_one = 0;
            *mode = 0;
            *ASEL = 1001;
            *BUS = 0;
            *ds = 0;
            *immed = 10;
            *i8 6 = 11;
                *BSEL = 1001;
                *bs = 1;
                *ldmar = 1;
                break;
                }
            case 'S': /* INCSPMAR */
                {
                *i5_0 = 101;
                *ciñ = 0;
                *z_or_one = 0;
                *mode = 0;
                *ASEL = 1110;
                *BUS = 0;
                *ds = 0;
                *immed = 10;
                *i8_6 = 11;
                *BSEL = 1110;
                *bs = 1;
                *ldmar = 1;
                break;
                }
            }
    break;
```



```
        }
    break;
case 'L':
    switch(command[1])
                (
                case 'A': /* LAC */
            {
                *i5 0 = 111;
                *cin = 0;
                *z_or_one = 0;
                *ss
                *BUS
                *mode
                *i8 6
                *BSELL
                *memsel
                *r_w
                break;
                            }
case 'I':
    |
        *i5_0
        = 101;
        *cin
        *z or one
        *mode
        *ASEL
        *BUS
        *ds
        *immed
        *i8 6
        *BSELL
        *memsel
        *r_w
        *l\overline{d}ir
        break;
        }
        case 'P':
        switch(command[3]}
            l
                case ' ': /* LPC */
            (
                *i5_0 = 111;
                *cin =
                *z_or_one = 0;
                *BŪS - = 1;
                *mode = 0;
                *i8_6 = 10;
                *BSEL = 1001;
                *memsel = 1;
```

 case 'R':

$=111 ;$

* $\mathrm{ci} \bar{n}$
$=0$;
*z_or_one *BÜS
*mode
*i8 6
*BSEL
*memsel
*r w
$=0$;
$=1$;
$=0$;
$=10$;
$=1001$;
$=1$;
*rs
$=1$;
break;
)
\}
break;
case 'T': /* LTEMP */
*i5_o
$=111$;
= 0 ;
$=0$;
$=0$;
$=1$;
$=10$;
$=100$;
$=1$;
$=1$;
break;
\}
\}
break;

| case 'O': |  |
| :--- | :--- |
| *i5_o | $=11101 ;$ |
| *cin | $=0 ;$ |
| *z_or_one | $=0 ;$ |
| *ss | $=1 ;$ |
| *BUS | $=1 ;$ |
| *mode | $=0 ;$ |
| *ASEL | $=11 ;$ |
| *i8_6 | $=10 ;$ |

```
case 'N':
case 'N':
    {
    {
    break;
    break;
    }
    }
```

*BSEL
*memsel
*r_w
break; \}
case 'P':
switch (command[2]) 1 case 'R': /* PCREL */ * 0
$=101$;
*Cin
$=0$;
*z_or_one
*mode
*ASEL
*BUS
*ds
*se
*i8 6
*BSEL
*bs
break;
)
case 'T':
\{
*i5_0
*cin
*z_or_one
*mode
*ASEL
*i8_6
*BSEL
*bs
break;
\}
\}
break;
case 'R':
switch (command[2])
(

```


```

                        case 'M': /* SPMARDEC */
                        *i5_0 = 1101;
                        *cin = 0;
                        *z_or_one = 1;
                        *mode = 0;
                            *ASEL = 1110;
                                    *BUS = 0;
                                    *ds = 0;
                                    *immed = 00000010;
                                    *i8_6 = 10;
                                    *BSEI = 1110;
                                    *bs = 1;
                                    *ldmar = 1;
                                    break;
                                    }
    }
    break;
        case 'U': /* SUB */
        *i5_0 = 1101;
    *cin = 1;
    *ss = 1;
    *BUS
    = 1;
    *mode
    = 0;
    *ASEL
    = 11;
    *i8_6 = 10;
    *BSEL = 11;
    *memsel = 1;
    *r_w
    = 1;
        break;
        )
    }
    break;
    case 'T':
switch(command[1])
{
case 'E':
switch(command[3])
{
case 'A': /* TEMAR */
{
*i5_0 = 100;
*cin}=00
*z_or_one = 0;
*mode = 0;
*ASEL = 100;
*i8_6 = 0;

```


\section*{case 'N':}
switch (command[3])
\{
case '0':
switch(command[4])
!
case ' ': /* TNVO */
*t3_0 \(=111\);
*i5_0 \(=101\);
*cin \(=0\);
*z_or_one \(=0\);
*mōde \(=0\);
*ASEL \(=1001\);
*BUS \(=0\);
*ds \(\quad=10\);
*se \(=1\);
*te \(=1\);
```

        *i8 \(6=10\);
    ```
        *i8 \(6=10\);
        *BSEI \(\quad=1001\);
        *BSEI \(\quad=1001\);
        *bs \(\quad=0\);
        *bs \(\quad=0\);
        break;
        break;
        \}
        \}
        case 'N': /* TNVONC */
        case 'N': /* TNVONC */
            *t3_0
```

            *t3_0
    ```
\[
=111 ;
\]
```

    *ASEL
    = 1001;
    * BUS
    *ds
    *se
    *te
    *i8_6
    * BSEEL
    *bs
    break;
}
case '1':
|
*t3_0
= 100;
*i5-0
*cin
*z_or_one
*mōde
*ASEL
*BUS
*ds
*se = 1;
*te = 1;
*i8 }
*BS\overline{EL}
*bs
= 0;
= 10;
= 1;
= 1;
= 10;
= 1001;
= 0;
/* TZ1 */
= 101;
= 0;
= 0;
= 0;
= 1001;
= 0;
= 10;
-1;
= 10;
= 1001;
break;
}
)
}
}

```

```

        *s = 11;
    NA = NA;
    break;
    }
    case 2:
{
*i3_0 = 11;
pol = pol;
if (*s == 2)
*s = 10;
if (*s == 3)
*s = 11;
NA = NA;
switch(flag)
{
case 0:
{
*t3_0 = 0;
brea\overline{k;}
}
case 1:
{
*t3_0 = 1;
breāk;
}
case 2:
{
*t3_0 = 10;
breāk;
}
case 3
{
*t3_0 = 11;
break;
| }
case 4:
{
*t3_0 = 100;
bre\overline{a}k;
}
case 5:
|
*t3_0 = 101;
break;
}
case 6:
/* I/O ready
*/
{
*t3_0 = 110;
break;
}

```
```

    case 7: /* N XOR V */
        *七3_0=111;
        break;
        }
    case 8: /* Halt */
        t3_0=1000;
        break;
        }
    break;
    }
        )
        }
    return(NORMAL);
}
/* EOJ -- Steven H. Culp -- generate()

```
SOURCE FILE: [culp]store.c
FUNCTION: store.c
DESCRIPTION: This function stores the generated control
                                bits into the control Store memory.
DOCUMENTATION
FILES: None.
ARGUMENTS:
    ASEL (input) int
    a four-bit field which selects one of the
        16 RAM locations to be fed into the A inputs
        of the 2901 ALU.
    (input) int
        a four-bit field which selects one of the
        16 RAM locations to be fed into the B inputs
        of the 2901 ALU. BSEL also functions as the
        address of the destination register.
    (input) int
        determine what data is transferred to the BUS
    (input) int
    indicates whether D inputs to 2901 come from
    the BUS or from ds
    (input) int
        indicates whether the carry in value comes
        from the CARRY bit or from 0/1
    (input) int
    a two-dimensional array which models the
        Control Store memory
        (input) int
        the location in the Control Store where the
        control bits are to be stored.
    (input) int
    determines the source of the D inputs to
```

```
the 2901
(input) int determines if a transfer to an \(I / O\) device is to take place.
(input) int
determines whether the status of a device is requested or if data is being sent
(input) int
four bits which determine the instruction the 2910 will execute
(input) int
six bits which determine the source for the ALU operands and the ALU function
(input) int
three bits which determine the destination of the ALU result
(input) int
supplies an immediate value for the \(D\) inputs to the 2901
(input) int
acknowledges that an I/O device is prompting to be serviced.
ldir
(input) int
indicates that the \(I R\) is to be loaded with the value currently on the BUS
(input) int
indicates that the MAR is to be loaded with the value currently on the BUS
(input) int
indicates that a transfer to or from memory is to take place
(input) int
two bits which define the four modes in which the 2901 ALU is capable of operating
(input) int
12-bit field which supplies a potential address for the CS
```

```
    pol (input) int
    determines whether positive or negative
    polarity is being used
    (input) int
    indicates whether the status register
    should be restored
    (input) int
    indicates whether a read or a write
    operation is to take place
    (input) int
determine where the D inputs to the 2910
originate
(input) int
indicates whether to sign extend the D
inputs to the 2901
(input) int
indicates whether current operation should
set the status flags
(input) int
four bits which indicate the status flag to
be tested
(input) int
allows the test result to force the D inputs
to zero
(input) int
functions as a forced set or clear for cin
RETURN:
int
NORMAL : normal return
ERR_STORE : an error has occurred
None.
AUTHOR: Steven H. Culp
```

| * | DATE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| * | CREATED: | 23Mar88 | Version | 1.00 |
| * |  |  |  |  |
| * | REVISIONS: | None. |  |  |
| * |  |  |  |  |
| * |  |  |  |  |
|  | ********** | ******** | ******* |  |


int store(cs, cs_loc, ASEL, BSEL, bs, BUS, cin, ds, io_sel, io_s_d, i3_0, i5_0, i8_6, immed, intack, ldir, ld̄̄ā̄, memsel, mōde, $N \bar{A}$, pol, rs, $r_{-} w, s, s e, s s$, t3_o, te, z_or_one)
int cs[4001][88], /* ptr. to Control store array CSloc, /* location of the control store ASEL, $/ *$ The following are the control BSEL, /* bits and are defined as before. */ bs, BUS,
cin,
ds,
io_sel,
io_s_d,
i3-0,
i5_0,
i8_6,
immed,
intack,
ldir,
ldmar,
memsel,
mode,
NA,
pol,
rs,

se,
ss,

```
t3_0,
te,
z_or_one;
```



```
cs[cs_loc][0] = s;
cs[cs_loc][1] = NA;
CS[CS_loc][2] = i3_0;
cs[cs_loc][3] = pol;
cs[cs_loc][4] = t3_0;
cs[cs_loc][5] = immed;
cs[cs_loc][6] = ds;
cs[cs_loc][7] = BUS;
cs[cs_loc][8] = se;
cs[cs_loc][9] = te;
Cs[CS_loc][10] = ASEL;
cs[cs_loc][11] = BSEL;
cs[cs_loc][12] = mode;
cs[cs_loc][13] = i8_6;
Cs[cs_loc][14] = i5_0;
cs[cs_loc][15] = z_or_one;
cs[cs_loc][16] = cin;
cs[cs_loc][17] = ss;
cs[cs_loc][18] = bs;
cs[cs_loc][19] = ldir;
cs[cs_loc][20] = memsel;
cs[cs_loc][21] = r_w;
cs[cs_loc][22]= lömar;
cs[cs_loc][23] = io_sel;
cs[cs_loc][24] = io_s_d;
cs[cs_loc][25] = inta\overline{ck;}
cs[cs_loc][26] = rs;
return(NORMAL);
}
/* EOJ -- Steven H. Culp -- store()

\title{
MICROPROGRAMMING A PROPOSED \\ 16-BIT STACK MACHINE
}
by

STEVEN HOWARD CULP
B.A., Mid-America Nazarene College, 1985

AN ABSTRACT OF A MASTER'S THESIS
submitted in partial fulfillment of the requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas

In 1982, Dr. Don Rhea Hush presented a thesis which contained the complete design of a \(16-b i t\), educational computer system. The ALU hardware was to be implemented using the Am2901 Four-Bit Bipolar Microprocessor slice chip and the Am2910 Microprogram Controller chip generated the next address for the Control Unit. The Control store was specified to have 4 k locations which were 88 bits wide. Once built, the machine could be used as an excellent educational tool for areas involved with computer design, instruction sets, and microprogramming.

This paper presents an instruction set and the corresponding microcode that must be generated in order to implement the instruction set on Dr. Hush's machine. To this end, an ILL (Intermediate Level Ianguage) was created which symbolized the required microcode and a program was then written which generated the microcode from the ILL.

Inclusive to this thesis are the instruction set to be implemented, the devised ILL, a complete listing of the bit specifications for the microcode and the program that converts the individual ILL statements to their particular microinstructions.```


[^0]:    Algorithm
    (A 2901 reg.) <-- ROL (A 2901 reg.)

[^1]:    *Selected via hardware

[^2]:    /* Prompt for the input and output file names, then open */

    * Prompt for the input and output file names, then open * each file for reading and writing, respectively. */
    
    printf("\n\nInput file name:
    ") ;
    scanf ("\%s", i_f_name);

