

SIMULATION OF THE MICRO-PROGRAM OF THE S-MACHINE

by 4589

JOE MING-HWA TIAO

B. A., Toyo University, Tokyo, Japan, 1964

M. A., Aoyama University, Tokyo, Japan, 1967

A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Statistics and Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1970


Major Professor

LD
2668
R4
1970
T52
CHAPTER
C.2

TABLE OF CONTENTS

	PAGE
I. INTRODUCTION	1
Objectives of the Study.	3
Description of the Program	4
II. MICROPROGRAMMING	5
III. IMPLEMENTATION	7
S-machine.	7
Micro-program.	15
Simulator.	24
IV. SUMMARY.	27
V. BIBLIOGRAPHY	28
VI. APPENDICES	
Appendix A. Simulator program	29
Appendix B. S-machine program	47
Appendix C. Micro-program	56
Appendix D. Tracing	70

LIST OF TABLES

TABLE	PAGE
I. ONE-address instruction for S-machine	11
II. ZERO-address instruction for S-machine	12
III. ZERO-address instruction for micro-program	20
IV. FOUR-address instruction for micro-program	20
V. Memory control for micro instruction code	21
VI. Input bus 1 for micro instruction code	21
VII. Input bus 2 for micro instruction code	22
VIII. Output bus for micro instruction code	22
IX. Function for micro instruction code	23
X. Test conditions for micro instruction code	23

ACKNOWLEDGEMENTS

I wish to take this time to express sincere appreciation to Professor C. Walker, Major Instructor, for his guidance and suggestions during the preparation of the manuscript, and for providing his macro instructions to trace the contents of the program.

Special acknowledgement is due Dr. K. E. Kemp for his guidance and helpful suggestions throughout the program.

Also, I express my appreciation to all the members of the department of statistics and computer science and the computing center who most willingly gave assistance and advice during the course of this program.

Finally, I wish to thank my wife, Inger Ying-ying, for her encouragement and patience during the past two years.

CHAPTER I

INTRODUCTION

As computer industries grow in both quantity and specificity, a great number of special purpose languages have been created to fill individual needs. Ironically, not until the advent of a language known as S-machine language had any attention been paid to stack manipulation.

The compound meanings of stack and simulation are represented by the "S" in the name. S-machine instructions are written using zero-address and one-address instructions, creating operations and language characteristics that are extremely functional and easily assimilated.

The term simulation refers to imitation of one system by another, in this case one computer by another.¹ The entire patterned basis of computers in general, results in their self simulation being an extremely logical process. Whole machines or finite systems can be modeled. Many problems are difficult to solve analytically, but adequate criteria for success can be deduced from trial-and-error processes in which the model is dynamically studied.

The stack is a linear list for which all insertions and deletions are made at one end of the list.² A stack operation operates by using the top of two registers, putting the results in the second level and discarding the top level, leaving the results as the new top level.

¹Gear, C. Willian, Computer Organization and Programming (New York: McGraw-Hill Book Co., 1969), PP 172.

²Knuth, E. Donald, The Art of Computer Programming (Addison- Wesley Publishing Co., 1969), I, PP 235 - 238.

Any program which is used in order to accomplish the execution of a single instruction in the user machine is called a micro-program.³ A micro-program can be written in any way that provides a unique representation of each micro-instruction. The use of the microprogramming technique allows one to modify the actions of any and/or all of the S-machine instructions. It also provides a means to implement additional instructions.

An interpreter is a program that examines each statement or instruction in the language and causes the desired action to be taken immediately.⁴ The main reasons for using an interpreter, or interpretation, are the following:

- 1) Interpreters are easier to write than compilers.
- 2) Interpreters are smaller and more compact than are comparable translators.
- 3) Interpreters are more informative during diagnostic stages of program running than compilers.

When a program is run on a computer often, run-time or object code efficiency is important, but during program debugging the effectiveness of error tracing is much more important.

A trace is often used to help in debugging since it prints out the contents of certain registers or memory locations everytime a branch is executed in the program. Thus when something goes wrong it is easy to follow the course of events leading up to the problem if a trace has been used.

³Wilkes, M. V., The Growth of Interest in Microprogramming (Comp. Surveys, Sept. 1969), I, No. 3, PP 139.

⁴Knuth, E. Donald, The Art of Computer Programming (Addison-Wesley Publishing Co., 1969), I, PP 197-198.

When the machine language of one computer is used on an other type machine by using an interpreting routine, the interpreter is often called a simulator. In other words, a simulator: (1) models all internal registers and data paths, (2) generates the sequences of operations that are identical to the control signals in the machine it is simulating.

One might ask, what is the difference between a computer simulator and an interpreter of a machine language? A simulator is a more involved than an interpreter. If the only desire is to interpret a language, it is of no importance to the user as to how this is done. However, a simulator should mimic the machine it is simulating as closely as possible in order to derive performance measurements.

The purpose of this report is to introduce a portion of the S-machine machine language and to demonstrate how microprogramming techniques can be used to simulate a computer system.

I. OBJECTIVES OF THE STUDY

The objectives of this study were:

- 1) To implement and test a computer program to simulate the S-machine.
- 2) To use the interpretation of the micro-program to simulate the execution of the S-machine instructions.
- 3) To write the simulator which acted as an interpreter to execute the micro-program, where the micro-program described the action of the S-machine instructions.
- 4) To write and test programs in the assembler language of the S-machine which has been implemented by using the macro facilities of the OS/360 Assembler Language.

II. DESCRIPTION OF THE PROGRAM

The simulation of the S-machine language was accomplished by means of three separate programs: the simulator program, the S-machine program and the micro-program. The simulator program, which is shown in appendix A, was written using the IBM OS/360 assembler language. The S-machine program presented in appendix B, was written using zero-address and one-address instructions. Finally appendix C contains the microprogram which was written by means of one-address and four-address micro-instructions. The macro facilities of the IBM OS/360 assembler were utilized extensively in writing all three segments.

CHAPTER II

MICROPROGRAMMING

Microprogramming is used to implement the control portion of a computer by effecting a number of register-to-register transfers of information. Some of these transfers take place directly and some through an adder or other logical circuitry in the process of carrying out the execution of a single machine instruction. Each of these steps can be thought of as the execution of an instruction for some machine. The steps needed to execute a single instruction in the user machine can be thought of as a program, usually called a micro-program. A micro-program can also be used for other necessary operations which are in a sense transparent to the programmer. For instance, fetching the next instruction or computing an effective addresses. In brief, microprogramming is a means for implementing the control function of a computer.

There are at least two approaches to the micro-program control of computers.⁵ One called "vertical or sequential microprogramming", relies on the more traditional concept of programming in which an instruction contains an operation code, perhaps with some secondary modifiers, and one or more address fields. This was the method used in the simulation program presented in this report. The other approach, called "horizontal microprogramming", is to conceive of the micro-instructions as control words whose individual bits are used to select specific data paths within the machine. In this case there are no addresses other than implicitly specified by the bits of the control words.

⁵Rosin, R. F., Contemporary Concepts of Microprogramming and Emulation (Comp. Surveys, Dec. 1969), I, No. 4, PP 202-203.

In either case the micro-instructions are generally held in a memory whose cycle time (the time to fetch and execute an instruction) is usually faster than main memory. The majority of such systems use a nondestructive read-only memory (ROM) for micro-programs for reasons of speed, economy and memory protection.

The reasons for using microprogramming techniques in designing a particular computer system vary from situation to situation.

There are several interesting features why microprogramming is used, such as:

1. Microprogramming allows the redesign of an instruction set and offers the opportunity to provide instructions and features to the system.
2. New OP codes are easily implemented.
3. It is possible to structure a new system and simulate it with much less effort than is often required in the typical simulation scheme. (In the simulation program presented in this report there were one-hundred-twenty micro instructions needed to simulate twenty-six S-machine instructions.)
4. Microprogramming provides an economical means of having a large instruction set in a small machine.
5. Microprogramming is often easier to check out during the design state because the micro control can be easily simulated.

The following are some of the limitations or difficulties involved in microprogramming.

1. Execution speed is slow due to inefficiency. For instance in the S-machine language, for one place shifts, there are at least six step actions to be taken.
2. The concept of machine interrupts is not easy to handle with microprogramming.

CHAPTER III

IMPLEMENTATION

As indicated earlier, the simulation of the S-machine was accomplished by means of a computer program divided into three separate segments; the S-memory segment, the micro-program segment, and the simulator segment. These segments will now be discussed separately.

I. S-Machine

The organization of the S-machine in the simulation program is classified into two parts, the memory and the control processing units (CPU for short). The S-machine processes information from the stack memory, through the CPU, and stores the results back into the stack memory.

The memory unit of the S-machine is a word. The length of the word is thirty two bits (four 8-bit-bytes). Each bit of a thirty-two bit word can be a 0 or a 1 independently, so that a word of the stack memory can store any one of 2^{32} different states.

The S-machine has byte addressing, the smallest addressable unit of the S-machine is one 8-bit-byte in memory. The bottom 2 bits of an address are ignored in memory READ and WRITE operations.

There are two registers which serve for READ and WRITE operations in the S-machine. They are the memory data register (MDR) and the memory address register (MAR). The MDR can store one word while the MAR can store enough bits to represent any address in the stack storage.

If the S-machine is instructed to read a number from memory (READ) the contents of the memory location specified by the address in the MAR are copied into the MDR. If the S-machine is instructed to store the information

into memory (WRITE) the contents of the MDR are copied into, and replace the contents of, the memory location specified by the address in the MAR.

There are six registers in the control processing unit (CPU) of the S-machine. Each register contains thirty-two bits except for the instruction register (IR) which is a five-bit register. The A and B registers are two working registers. The A register contains the data from the top of the stack and the B register holds the effective address which is to be used by the instruction. The X register is the single index register. The CC register is the control counter which is increased by four each time a micro-instruction is executed. The IR register is the instruction register and is used to extract five bits from the bottom of the branch address bits in a micro word, and the result is transferred to the micro control counter. The STK register is used to hold the address of the top of the stack.

There are three data paths connecting the registers in the S-machine. These are called buses, two for input to the logical unit, and one for output. The logical unit is used to form logical and arithmetic combinations of the input buses. The latch, a thirty-two bit register, is included in the logical unit and serves to retain the output of the logical unit after the inputs are turned off. This way it is possible to return a result to a register which contained an input operand. Figure 1 shows the data paths for S-machine.

Gating controls the movement of data from one register to another. If there are two registers to be connected, the gate controls the information flow. When the gate is open a copy of the information in the first register is placed in second register. The S-machine is controlled




Figure 1. S-machine Data Paths

by such a sequence of gate signals and these signals are generated by the control section of the computer.

Each S-machine instruction occupies a thirty-two bit word, which means its location address is a multiple of four bytes. The formats of the instructions are shown in Figure 2. There are two types of instruction formats, one-address and zero-address instructions. They are distinguished by the first bit of the instruction code, that is, bit two of the thirty-two bit word. The code is zero for one-address instructions and one for zero-address instruction. The code for one-address instruction is between 000000 and 011111, whereas the code for zero-address instructions is from 100000 to 100000 to 111111 because of the bit significance of the top bit. The code of one-address instructions and zero-address instructions in the program are shown in Table I and Table II.




Figure 2. S-Instruction Format

TABLE I

ONE-ADDRESS INSTRUCTIONS

Code	Bit Position	Mnemonic	Action
0	000000	LOAD	Load stack from memory location.
1	000001	LDI	Load immediate. Loads top of stack with address.
2	000010	STORE	Stores top of stack in memory.
3	000011	TRA	Transfers control to specified location.
4	000100	TPL	Transfers control if top of stack is positive or zero.
5	000101	TMI	Transfers control if top of stack is negative (non-zero).
6	000110	TZE	Transfers control if top of stack is zero.
7	000111	TNZ	Transfers control if top of stack is non-zero.
8	001000	ENTER	Enter a subroutine by placing CC on top of the stack and transferring control.
9	001001	LDX	Load index with contents of memory location.
10	001010	LDXI	Load index immediate, that is, with the address in this instruction.
11	001011	LOOP	Increment index register by 4 and transfer control if it is non-zero.
12	001100	LS	Left shift N places, where N is the address.
13	001101	RS	Right shift N places.

TABLE II

ZERO-ADDRESS INSTRUCTIONS

Code	Bit Position	Mnemonic	Action
32	100000	ADD	Add top two levels of stack.
33	100001	SUB	Subtract top two levels of stack.
34	100010	AND	AND top two levels of stack.
35	100011	OR	OR top two levels of stack.
36	100100	EOR	Exclusive OR top two levels of stack.
37	100101	NOT	Complement top level of stack.
38	100110	XTS	Index to stack. Puts contents of index register on top of stack.
39	100111	STX	Stack to index. Removes top of stack and places it in index register.
40	101000	ADX	Adds top of stack to index.
41	101001	SBX	Subtracts top of stack from index.
42	101010	RET	Transfers to address contained in top of stack.
43	101011	POP	Discard the top level of the stack.
44	101100	STOP	Stop run.

In the one address S-machine instruction format the first bit and second bit represent indirect and index bits. If the index bit is 1 the address of the one-address instructions is formed by adding the contents of the X register to the twenty-four-bit address in the instruction, and then performing indirect addressing with the resulting address if the indirect bit is also a 1. Indirect addressing is related to indexing. If this bit is on then a new thirty-two-bit word is fetched from emory and it is also checked for indexing and indirect addressing.

The contents of the accumulator stack are actually stored in memory starting from the maximum available address and working down. The current top level of the stack is kept in the memory location contained in the STK register. If an item is to be pushed into the stack then STK is decreased by 4 and sent to the MAR as the address of the new top level. The bottom level is always in location $2^{12} - 4$. For instance, a stack machine provides an instruction SUB which combines the top two levels of the stack by subtraction and stores the result back into the second level, subsequently discarding the top level. Prior to the execution of the SUB instruction, the STK register contains the address of the top of the stack. The second level is in location numbered 4 larger as shown in Figure 3. In order to execute the SUB instruction the address in STK must be sent to the MAR register. A READ can be used to access the top level of the stack and place it in the MDR register. This execution should be as the following sequence;

MAR $\leftarrow$ STK, READ
 MDR $\leftarrow$ STORAGE (MAR)
 A $\leftarrow$ MDR
 STK $\leftarrow$ STK - 4
 MAR $\leftarrow$ STK, READ
 MDR $\leftarrow$ STORAGE (MAR)
 MDR $\leftarrow$ MDR - A
 MAR $\leftarrow$ STK, WRITE
 STORAGE (MAR) $\leftarrow$ MDR




Figure 3. Stack Memory

Having fetched the next instruction from memory into the MDR it is necessary to decode the instruction bits in order to determine their type. If it is a one-address instruction it is also necessary to form the effective address in the B register. Since this is a requirement for all one-address instructions it should be done before the remaining 5 bits of instruction code are examined. If the first bit of the instruction code is a 1 a zero-address instruction was fetched. If it is a 0 a one-address instruction was fetched. The decoding step is written as shown in Figure 4.

The S-machine consists of the S-instruction set. There are two types of instructions; one-address and zero-address instructions. The code for one-address instructions is between zero and thirty one, whereas the code for zero-address instructions is between thirty two and sixty three. Each S instruction occupies a thirty-two bit word so that its location address is always a multiple of four bytes. There are eight registers used in the S-machine data flow. The purpose of the program written in the S-machine language was to test for the proper execution of S-machine instructions by simulation.

II. MICRO-PROGRAM

The second source module of the simulator is the micro-program module, which was written by means of one-address and four-address micro-instructions. The Macro assembler was used to assemble the micro-program. The one-address and four-address micro-instructions are shown in Tables III and IV, respectively. In these tables I1 represents the input bus 1 (IN-1), I2 the input bus 2 (IN-2), OUT the output bus and Z is either P, R, or W, meaning process only, process followed by READ, or process followed by WRITE, respectively.




Figure 4. Flow-chart for decoding instruction

The micro machine is shown in Figure 4. It contains a memory in which the micro-program is stored. Each step in the micro-program is stored as a word in the micro memory. The micro memory can be read but not written.

The micro control counter serves as an adder for the micro machine. Each time when the simulator executes a micro instruction the micro control counter is incremented to the next micro-instruction.

The micro address register is only used for accessing micro instructions. It always contains the address of the next micro-program step to be executed. Each micro-instruction is fetched from the micro memory in turn and decoded from the memory data register to determine which gates to open or which conditions to test. If conditions are tested and are true, then a new address is gated from the data register to the address register in the micro machine.

There are two different types of micro-instruction formats, one for operation steps and one for testing steps. The way in which each of these is stored in the sixteen-bit-wide micro memory is illustrated in Figure 5 and Figure 6. If the left bit is a 0 then the word represents an operation. Each group of bits, called a control group, contains a coded representation of an action. The codes used for each of these control groups are shown in Tables V through IX. If, on the other hand, the top bit is a 1, the sixteen-bit word represents a test action. In this case the micro machine examines the indicated bit or bits in the S-machine data flow and performs a branch if the condition is met. This branch is effected by placing the bottom twelve bits of the micro word into the micro control counter. The conditions tested for each of the eight code values of bits 1 through 8 of the micro word, are shown in Table X.




Figure 4. Micro machine




Figure 5. Micro instruction format for operation




Figure 6. Micro instruction format for testing

TABLE III

ZERO-ADDRESS INSTRUCTION

Operation	Address	Comment
T0	J	Test MDR bit 0, branch to Micro location J if 0.
T1	J	Test MDR bit 1, branch to Micro location J if 0.
T2	J	Test MDR bit 2, branch to Micro location J if 0.
TMDR	J	Test MDR for all 0s, branch if true.
T1	J	Branch on 5 bits of IR.
TRM	J	Always

TABLE IV

FOUR-ADDRESS INSTRUCTION

Operation	Address Field
ADDM	I1, I2, OUT, Z
SUMB	I1, I2, OUT, Z
ANDM	I1, I2, OUT, Z
ORM	I1, I2, OUT, Z
NOT	I1, I2, OUT, Z
EOR	I1, I2, OUT, Z
LS	I1, I2, OUT, Z
RS	I1, I2, OUT, Z

TABLE V

MEMORY CONTROL (2 BITS)

Code Value	Action	Comment
0	NEXT	Go to fetch next micro instruction
1	READ	The READ or WRITE action is taken after rest of the micro instruction execution occurs
2	WRITE	
3	DUMP	Print out the contents of all register

TABLE VI

INPUT BUS 1 (3 BITS)

Code	Register or Number gated onto bus
0	0
1	MDR
2	X
3	-4
4	ZERO
5	ZERO
6	ZERO
7	-4

TABLE VII

INPUT BUS 2 (3 BITS)

Code	Register or Number Gated Onto Bus
0	0
1	1
2	FFFFFFFF (MASK)
3	A
4	CC
5	B
6	STK
7	-4

TABLE VIII

OUTPUT BUS (4 BITS)

Code	Out Bus Gated To
0	MAR
1	MDR
2	X
3	A
4	CC
5	B
6	STK
7	IR
8 to 15	ZERO

TABLE IX

FUNCTION (3 BITS)

Code	Output Function
0	$IN1 \div IN2$ (Twos complement)
1	$IN1 - IN2$ (Twos complement)
2	$IN1 \text{ "AND" } IN2$
3	$IN1 \text{ "OR" } IN2$
4	$NOT (IN1 + IN2)$
5	$IN1 \text{ "EXCLUSIVE OR" } IN2$
6	Half $(IN1 + IN2)$ (RIGHT shift 1)
7	Double $(IN1 + IN2)$ (Left shift 1)

TABLE X

TEST CONDITIONS (3 BITS)

Code	Branch If
0	ALWAYS
1	MDR BIT 0 0
2	MDR BIT 1 0
3	MDR BIT 2 0
4	MDR 0
5	ABEND1
6	ABEND2
7	The 5 bits in the IR register are added with the bottom 5 bits of the branch address and used for a branch.

In the one-address micro-instructions the first bit (should be 1) indicates that it is a test step, the next 3 bits indicate that MDR bit 0 is to be tested, while the final 12 bits are the address. In the four-address micro-instructions the addresses provided will have to have the appropriate values from the tables of codes. Hence the first bit should be 0, the next two bits are the Z part and the next three bits each should be I1, I2 and the value from the tables of codes. The last part, consisting of four bits, should be OUT.

In the micro-program (appendix C) statement numbers from 68 to 73 (including generated macro) are the 'FETCH' actions to fetch an instruction from S memory and then increment the instruction counter. The next statement numbers (from 74 to 91) are to 'INTERPRET' and test whether it was a one-address instruction or zero-address instruction, and if there was any indexing or indirect addressing to be done. The statement numbers from 93 to 120 and 122 to 150 are the zero-address and one-address jump-tables respectively. The last part of all operations was 'EXECUTION' to execute the micro-instructions.

III. THE SIMULATOR

The available memory in the S-machine was divided into sections so that the various pieces of the S-machine could be represented. Words were allocated to each of the registers in the data flow and a block of memory was allocated for storing the micro program. The remainder of the memory was used for the simulator. Figure 7 shows the allocation of memory for the S-machine.

The simulator program was written in the IBM OS/360 conventional usage assembler language. The micro control counter was kept in general purpose register TWO, the micro-instruction, which is assumed to occupy a sixteen-bit

halfword, was fetched into register THREE, and the sign bit was examined to see if it was a test micro instruction. If it was not the five control groups were extracted and placed in registers FOUR through EIGHT, each multiplied by four in order to the byte. The contents of input bus 1 and input bus 2 registers were placed in general purpose registers FOUR and FIVE prior to a branch to the program segment which handled the operation. If the sign bit was negative then the test control group was extracted and placed in register RIGHT. After addressing to the byte, it moved the branch address to register Five, and then jumped to the test condition program segment. The flow of the simulator is outlined in the following steps.

- S1. Fetch next micro instruction.
- S2. Increment micro control counter.
- S3. Test sign bit. If negative go to S7. If positive go to S4.
- S4. Extract function and register addresses.
- S5. Check function group. If ADD go to A1. If SUB go to A2, If AND go to A3
If OR go to A4. If NOT go to A5. If EOR go to A6. If RS go to A7.
If LS go to A8.
 - A1. OUT --- $IN1 + IN2$ go to S6.
 - A2. OUT --- $IN1 - IN2$ go to S6.
 - A3. OUT --- $IN1 \text{ AND } IN2$ go to S6.
 - A4. OUT --- $IN1 \text{ OR } IN2$ go to S6.
 - A5. OUT --- $-(IN1 + IN2)$ go to S6.
 - A6. OUT --- $IN1 \text{ EOR } IN2$ go to S6.
 - A7. OUT --- $\text{HALF}(IN1 + IN2)$ go to S6.
 - A8. OUT --- $\text{DOUBLE}(IN1 + IN2)$ go to S6.
- S6. Check memory group. If zero go to S1. If READ go to B1.

- If WRITE go to B2. Otherwise go to DUMP to print all register contents.
- B1. Extract 12 bits from address and add address to start of MEMORY
then fetch word from memory and store in MDR. go to S1.
- B2. Form the address in a similar manner with READ and then copy the
contents of the MDR register into the address location. go to S1.
- S7. Extract condition and register addresses.
- S8. Pick up the lower 12 bits of the micro word.
- S9. Test bits 0 through 7 of MDR. If bit 0 go to S11. If bit 1 through
6 go to S10. If bit 7 go to S12.
- S10. Test bit. If 1 go to S1. Otherwise go to S11.
- S11. ADD address of start of memory to micro word then go to S1.
- S12. ADD five bits of IR to micro word then go to S11.




Figure 7. Memory use in simulator of S machine

SUMMARY

In this report the S-machine and its machine language have been described. The method of controlling the S-machine which required the writing of a program which was then used to control the data flow of the S-machine so that S-machine programs could be executed was also described. The S-machine instructions which were used to test the S-machine language were described by the micro-program and executed properly by the simulator program. The contents of all registers used in the data flow were printed by the tracing routine (appendix D). The results of this study showed that the microprogramming techniques have several advantages. Some of these advantages are flexibility, easy implementation of new OP codes and economical means of having large instruction sets on smaller type machine.

BIBLIOGRAPHY

1. WILKES, M. V. The Growth of Interest in Microprogramming Comp. Surveys (Sept. 1969). PP 139-145
2. ROSIN, R. F. Contemporary Concepts of Microprogramming and Emulation. Comp. Surveys (Dec. 1969), PP 197-212
3. GEAR, W. C. Computer Organization and Programming. New York: McGraw-Hill Book Co. 1969 PP 171-203
4. KNUTH, D. E. The Art of Computer Programming. Volume 1
Richard S. Varga and Michael A. Harrison, Editors.
Addison-Wesley Publishing Company. 1968 PP 182-208 and
PP 234-238
5. KENT, WILLIAM. Assembler-Language Macroprogramming: A Tutorial
Oriented Toward the IBM 360. Comp. Surveys (Dec. 1969),
PP 183-196
6. PAYNE, W. H. Machine, Assembly, and Systems Programming for the
IBM 360. New York: Harper & Row, Publishers. 1969.
PP 215-257

APPENDIX A

ILLEGIBLE DOCUMENT

**THE FOLLOWING
DOCUMENT(S) IS OF
POOR LEGIBILITY IN
THE ORIGINAL**

**THIS IS THE BEST
COPY AVAILABLE**

OS/360 ASSEMBLER

LEVEL=G RELEASE=16JUL69 SYSTEM=MFT TIME=14:34:01 DAY=TUESDAY DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NODECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD	ID
MEMORY	ER	01				
MCODE	ER	02				
SIMULATR	SD	03	000000	0005BD		
HEXCCN2	ER	04				
PRINTBUF	ER	05				

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					MACRO
2	EA				BITS EN,ER,ETAB
3	EA				SR 8,8
4					SLOL 8,EN
5					SLL 8,2
6					A 8,ETAB
7					L ER,0(8)
8					MEND

CLEAR REGISTER 8
 MOVE N BITS FROM 9 TO 8
 QUADRUPL 8
 ADD ADDRESS OF TABLE
 FETCH TABLE ENTRY TO REGISTER R

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT	EXJRN MEMORY, MCODE	ADDRESS OF S MEMORY AND MCODE
000000				10	10 SIMULATR		
				11	CSECT		
				12	SAVE	(14,12),*	
000000	47F0 F00E		0000E	13+	B	14(0,15) BRANCH AROUND ID	
000004	08			14+	DC	AL1(8)	
000005	E2C9D4E4D3C1E3D9			15+	DC	CL8'SIMULATR' IDENTIFIER	
000000	00				STM	14,12,12(13) SAVE REGISTERS	
00000E	90EC D00C		0000C	16+	BALR	12,0	
000012	05C0			17	USING	*,12	
000014				18	L	1,=A(SAV1)	LINKAGE CEREMONY
000014	5810 C58C		005A0	19	ST	1,8(1,13)	
000018	5010 D008		00008	20	ST	13,4(1,1)	
00001C	50D0 1004		00004	21	LR	13,1	
000020	18D1			22	L	2,=F'46'	
000022	5820 C590		005A4	23	ST	2,LINESIZE	INITIALIZE LINESIZE FOR TRACE PRINT.
000026	5020 C338		0034C	24	L	2,AMCODE	INITIALIZE MICRO-CONTROL COUNTER.
00002A	5820 C2C8		002DC	25	ST	2,MCC	STORE MICRO-CONTROL COUNTER.
00002E	5020 C334		00348	26	LH	3,0(2)	LOAD NEXT MICROINSTRUCTION.
000032	4832 0000		00000	27	A	2,=F'2'	INCREMENT MICROCONTROL COUNTER
000036	5A20 C594		005A8	28	LTR	9,3	TEST SIGN BIT
00003A	1293			29	BM	TEST	GO TO TEST TYPES IF NEGATIVE
00003C	4740 C094		000A8	30	SDDL	8,17	REMOVE SIGN BITS
000040	8D80 0011		00011	31	BITS	2,6,THEM	NEXT 2 BITS TO REG 6,
				32	SR	8,8 CLEAR REGISTER 8	
000044	1B88			33+	SDDL	8,2 MOVE N BITS FROM 9 TO 8	
000046	8D80 0002		00002	34+	SLL	8,2 QUADRUPL 8	
00004A	8980 0002		00002	35+	A	8,THEM ADD ADDRESS OF TABLE	
00004E	5A80 C1C8		001DC	36+	L	6,0(8) FETCH TABLE ENTRY TO REGISTER R	
000052	5868 0000		00000	37+	BITS	3,4,TIN1	INDIRECT THROUGH MEN TABLE.
				38+	SR	8,8 CLEAR REGISTER 8	
000056	1B88			39	SDDL	8,3 MOVE N BITS FROM 9 TO 8	
000058	8D80 0003		00003	40+	SLL	8,2 QUADRUPL 8	
00005C	8980 0002		00002	41+	A	8,TIN1 ADD ADDRESS OF TABLE	
000060	5A80 C1CC		001E0	42+	L	4,0(8) FETCH TABLE ENTRY TO REGISTER R	
000064	5848 0000		00000	43+	BITS	3,5,TIN2	THROUGH IN-1 TABLE.
				44+	SR	8,8 CLEAR REGISTER 8	
000068	1B88			45+	SDDL	8,3 MOVE N BITS FROM 9 TO 8	
00006A	8D80 0003		00003	46	SLL	8,2 QUADRUPL 8	
00006E	8980 0002		00002	47+	A	8,TIN2 ADD ADDRESS OF TABLE	
000072	5A80 C1D0		001E4	48+	L	5,0(8) FETCH TABLE ENTRY TO REGISTER R	
000076	5858 0000		00000	49+	BITS	3,7,TFUN	DITTO FOR REG 6 AND TABLE FUN.
				50+	SR	8,8 CLEAR REGISTER 8	
00007A	1B88			51+	SDDL	8,3 MOVE N BITS FROM 9 TO 8	
00007C	8D80 0003		00003	52			
				53+			
				54+			

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000080	8980 0002		00002	55+	SLL 8,2 QUADRUPL 8
000084	5A80 C1D4		001E8	56+	A 8,TFUN ADD ADDRESS OF TABLE
000088	5878 0000		00000	57+	L 7,018) FETCH TABLE ENTRY TO REGISTER R
				58 *	4 BITS TO REG 8 INDIRECTED THROUGH TABLE OUT.
00008C	1888			59	BITS 4,8,TOUT
00008E	8080 0004			60+	SR 8,8 CLEAR REGISTER 8
000092	8980 0002	00004		61+	SLDL 8,4 MOVE N BITS FROM 9 TO 8
000096	5A80 C1D8	00002		62+	SLL 8,2 QUADRUPL 8
00009A	5888 0000	001EC		63+	A 8,TOUT ADD ADDRESS OF TABLE
00009E	5844 0000	00000		64+	L 8,018) FETCH TABLE ENTRY TO REGISTER R
0000A2	5855 0000	00000		65	L 4,014) IN-1 OPERAND TO R4.
0000A6	07F7	00000		66	L 5,015) IN-2 OPERAND TO R5.
0000A8	8080 0011	00000		67	BR 7
				68	SLDL 8,17
				69 *	TEST FUNCTION PROGRAM. REMOVE SIGN BITS.
				70	3 BITS TO REG 4 INDIRECTED THROUGH TEST CONDITIONS TABLE.
0000AC	1888			71+	BITS 3,4,TTTEST
0000AE	8080 0003			72+	SR 8,8 CLEAR REGISTER 8
0000B2	8980 0002	00003		73+	SLDL 8,3 MOVE N BITS FROM 9 TO 8
0000B6	5A80 C1DC	00002		74+	SLL 8,2 QUADRUPL 8
0000BA	5848 0000	001F0		75+	A 8,TTTEST ADD ADDRESS OF TABLE
0000BE	1888	00000		76	L 4,018) FETCH TABLE ENTRY TO REGISTER R
0000C0	8080 000C	00000		77	SR 8,8
0000C4	1858	0000C		78	SLDL 8,12
0000C6	07F4			79	LR 5,8
0000C8	1A45			80	BR 4
0000CA	5048 0000			81	AR 4,5
0000CE	07F6	00000		82	ST 4,018)
0000D0	1845			83	DR 6
0000D2	5048 0000			84	SR 4,5
0000D6	07F6	00000		85	ST 4,018)
0000D8	1445			86	BR 6
0000DA	5048 0000	00000		87	NR 4,5
0000DE	07F6	00000		88	ST 4,018)
0000E0	1645			89	BR 6
0000E2	5048 0000			90	UR 4,5
0000E6	07F6	00000		91	ST 4,018)
0000E8	1A45			92	BR 6
0000EA	1344			93	AR 4,5
0000EC	5048 0000			94	LCR 4,4
0000F0	07F6	00000		95	ST 4,018)
0000F2	1745			96	BR 6
0000F4	5048 0000			97	XR 4,5
0000F8	07F6	00000		98	ST 4,018)
0000FA	1A45			99	BR 6
0000FC	8840 0001	00001		100	AR 4,5
					SKL 4,1

BRANCH TO TEST CONDITION PROGRAM.
FUNCTION PROGRAM FOR ADDM.

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000100	5048 0000		00000	101	STL 4,0(18)
000104	07F6			102	BR 6
000106	1A45			103 LS	AR 4,5
000108	8940 0001		00001	104	SLL 4,1
00010C	5048 0000		00000	105	ST 4,0(18)
000110	07F6			106	BR 6
000112	58A0 C32C		00340	107 RMEM	L 10,MAR
000116	54A0 C33C		00350	108	N 10,MASK12
00011A	5AA0 C2C4		002D8	109	A 10,ANEMORY
00011E	58AA 0000		00000	110	L 10,0(10)
000122	50A0 C330		00344	111	ST 10,MDR
000126	47F0 C12A		0013E	112	B DUMP
00012A	58A0 C32C		00340	113 WMEM	L 10,MAR
00012E	54A0 C33C		00350	114	N 10,MASK12
000132	5AA0 C2C4		002D8	115	A 10,ANEMORY
000136	58B0 C330		00344	116	L 11,MDR
00013A	5080 A000		00000	117	ST 11,0(10)
00013E	58F0 C598		005AC	118 DUMP	L 15,=A(TRACE)
000142	05EF			119	BALR 14,15
000144	47F0 C01A		0002E	120	B NEXT
000148	5860 C330		00344	121 STO	L 6,MDR
00014C	5460 C340		00354	122	N 6,MASK8
000150	1266			123	LTR 6,6
000152	4770 C12A		0013E	124	BNZ DUMP
000156	47F0 C186		0319A	125	B AMCC
00015A	5860 C330		00344	126 ST1	L 6,MDR
00015E	5460 C344		00358	127	N 6,MASK4
000162	1266			128	LTR 6,6
000164	4770 C12A		0013E	129	BNZ DUMP
000168	47F0 C186		0019A	130	B AMCC
00016C	5860 C330		00344	131 ST2	L 6,MDR
000170	5460 C348		0035C	132	N 6,MASK2
000174	1266			133	LTR 6,6
000176	4770 C12A		0013E	134	BNZ DUMP
00017A	47F0 C186		0019A	135	B AMCC
00017E	5860 C330		00344	136 STMDR	L 6,MDR
000182	1266			137	LTR 6,6
000184	4770 C12A		0013E	138	BNZ DUMP
000188	47F0 C186		0019A	139	B AMCC
00018C	5860 C328		0033C	140 ST1	L 6,IR
000190	8960 0003		00003	141	SLL 6,3
000194	8860 0018		00018	142	SRL 6,27
000198	1A56			143	AR 5,6
00019A	1875			144	LR 7,5
00019C	8970 0001		00001	145	SLL 7,1
0001A0	5A70 C2C8		002DC	146	A 7,AMCODE

MEMORY CONTROL GROUP PROGRAM FOR READ.
EXTRACT 12 BITS ADDRESS.
ADD ADDRESS OF START OF MEMORY.
FETCH WORD FROM MEMORY.
PLACE IN MDR.

TEST PROGRAM FOR STO.
TEST BIT 0 OF MDR.

BRANCH ADDRESS TO MICRO CONTROL COUNTER.
TEST PROGRAM FOR ST1.
TEST BIT 1 OF MDR.

TEST PROGRAM FOR ST2.
TEST BIT 2 OF MDR.

TEST PROGRAM FOR STMDR.
TEST ALL BITS OF MDR.

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0001A4	1827			147	LR 2,7
0001A6	47F0 C12A		0013E	148	B DUMP
0001AA	5800 D004		00004	149	L 13,4(,13)
				150	RETURN (14,12),T,RC=0
0001AE	98EC D00C		0000C	151+	LM 14,12,12(13) RESTORE THE REGISTERS
0001B2	92FF D00C			152+	MVI 12(13),X*FF SET RETURN INDICATION
0001B6	41F0 0000	0000C	00000	153+	LA 15,0(0,0) LOAD RETURN CODE
0001BA	07FE			154+	BR 14 RETURN
				155	ABEND 1,DUMP
0001BC				156+	CNOP 0,4
0001BC	47F0 C180		001C4	157+ABEND1	B **8 BRANCH AROUND CONSTANT
0001C0	80			158+	DC AL1(128) DUMP/STEP CODE
0001C1	000001			159+	DC AL3(1) COMPLETION CODE
0001C4	5810 C1AC		001C0	160+	L 1,*-4 LOAD CODES INTO REG 1
0001C8	0A0D			161+	SVC 13 LINK TO ABEND ROUTINE
				162	ABEND 2,DUMP
0001CA	0700			163+	CNOP 0,4
0001CC	47F0 C1C0		001D4	164+ABEND2	B **8 BRANCH AROUND CONSTANT
0001D0	80			165+	DC AL1(128) DUMP/STEP CODE
0001D1	000002			166+	DC AL3(2) COMPLETION CODE
0001D4	5810 C1BC		001D0	167+	L 1,*-4 LOAD CODES INTO REG 1
0001D8	0A0D			168+	SVC 13 LINK TO ABEND ROUTINE
				169 *	
0001DA	C000			170	TMEM
0001CC	000001F4			171	TIN1
0001E0	00000204			172	TIN2
0001E4	00000224			173	TFUN
0001E8	00000244			174	TOUT
0001EC	00000264			175	TTEST
0001F0	000002A4			176 *	
				177	MEM
0001F4	0000013E			178	
0001F8	00000112			179	
0001FC	0000012A			180	
000200	0000013E			181 *	
				182	IN1
000204	000002C4			183	
000208	00000344			184	
00020C	00000338			185	
000210	000002D0			186	
000214	000002C4			187	
000218	000002C4			188	
00021C	000002C4			189	
000220	000002CC			190 *	
				191	IN2
000224	000002C4				

ADDRESSES OF TABLES FOR CONTROL GROUP.

TABLE OF ADDRESSES OF
S REGISTERS OR CONSTANTS.

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000228	000002C8			192	DC A(ONE)
00022C	000002D4			193	DC A(MASK)
000230	00000328			194	DC A(A)
000234	00000330			195	DC A(CC)
000238	0000032C			196	DC A(B)
00023C	00000334			197	DC A(STK)
000240	000002CC			198	DC A(FOUR)
000244	000000C8			199 *	
000248	000000D0			200 FUN	DC A(ADDM)
00024C	000000D8			201	DC A(SUBM)
000250	000000E0			202	DC A(ANDM)
000254	000000E8			203	DC A(ORM)
000258	000000F2			204	DC A(NOT)
00025C	000000FA			205	DC A(EOR)
000260	00000106			206	DC A(RS)
				207	DC A(LS)
000264	00000340			208 *	
000268	00000344			209 OUT	DC A(MAR)
00026C	00000338			210	DC A(MDR)
000270	00000328			211	DC A(X)
000274	00000330			212	DC A(A)
000278	0000032C			213	DC A(CC)
00027C	00000334			214	DC A(B)
000280	0000033C			215	DC A(STK)
000284	000002C4			216	DC A(IR)
000288	000002C4			217	DC A(ZERO)
00028C	000002C4			218	DC A(ZERO)
000290	000002C4			219	DC A(ZERO)
000294	000002C4			220	DC A(ZERO)
000298	000002C4			221	DC A(ZERO)
00029C	000002C4			222	DC A(ZERO)
0002A0	000002C4			223	DC A(ZERO)
				224	DC A(ZERO)
0002A4	0000019A			225 *	
0002A8	00000148			226 TESTM	DC A(AMCC)
0002AC	0000015A			227	DC A(STO)
0002B0	0000016C			228	DC A(STI)
0002B4	0000017E			229	DC A(ST2)
0002B8	0000018C			230	DC A(STMDR)
0002BC	000001CC			231	DC A(ABEND1)
0002C0	0000018C			232	DC A(ABEND2)
				233	DC A(STI)
0002C4	00000000			234 *	
0002C8	00000001			235 ZERO	DC F'0'
0002CC	00000004			236 ONE	DC F'1'
				237 FOUR	DC F'4'

TABLE OF ADDRESSES OF PROGRAMS
FOR FUNCTION.

ADDRESSES OF REGISTERS FOR OUTPUT.

TABLE OF BRANCH ADDRESS FOR TEST GROUP.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000200	FFFFFFFC			238	MFOUR DC F'-4'
000204	00FFFFFF			239	MASK DC X'00FFFFFF'
000208	00000000			240	AMEMORY DC 24 ONE BITS (HEXADECIMAL CONSTANT)
00020C	00000000			241	AMCODE DC A(MEMORY) ADDRESS OF MEMORY LOCATION 0
000210	0000000000000000			242	SAV1 DC A(MCODE) ADDRESS OF MICRO MEMORY LOCATION 0
000328				243	A DS 18A(10)
00032C				244	B DS F
000330				245	CC DS F
000334	000000FFC			246	STK DC A(MEMORY+4096-4)
000338				247	X DS F
00033C				248	IR DS F
000340				249	MAR DS F
000344				250	MDR DS F
000348				251	MCC DS F
00034C				252	LINESIZE DS F
000350				253	OF DS OF
000350	00003FFC			254	MASK12 DC X'00003FFC'
000354	80000000			255	MASK8 DC X'80000000'
000358	40000000			256	MASK4 DC X'40000000'
00035C	20000000			257	MASK2 DC X'20000000'
				258	*
				259	*
				260	*
000360	47F0 F00A			261	TRACE PRIME SA=SVTRACE,CSECT=NO
000364	05		0000A	262	TRACE B 10(0,15) BRANCH AROUND ID
000365	E3D9C1C3C5			263	DC AL1(5)
00036A	90EC 000C		0000C	264	DC CL5' TRACE' IDENTIFIER
00036E	05C0			265	STM 14,12,12(13) SAVE REGISTERS
000370				266	BALR 12,0 CREATE BASE REGISTER
000370	1830			267	USING *,12
000372	1821			268	LR 3,0 SAVE -0-
000374	4110 C160			269	LR 2,1 SAVE PARAMETER REGISTER
000378	501D 0008		00400	270	LA 1,SVTRACE GET ADDRESS OF SAVE AREA
00037C	5001 0004		00008	271	ST 1,8(13) STORE FORWARD POINTER
000380	18D1		00004	272	ST 13,4(1) STORE BACKWARD POINTER
000382	1812			273	LR 13,1 SET UP REG FOR SAVE AREA
000384	1803			274	LR 1,2 RESTORE PARAMETER REGISTER
000386	9240 C1A8			275	LR 0,3 RESTORE -0-
00038A	D284 C1A9 C1A8 00519 00518		00518	276	MVI OUTT,C'
000390	4510 C030			277	MVC OUTT+1(133),OUTT
000394	0000052D			278	HXOUT OUTT+21,A
000398	00000328			279	CNDP 0,4
00039C	00000000		003A0	280	BAL 1,*,16
				281	UC A(OUTT+21) BYTE ADDRESS
				282	DC A(A) FULL WORD ADDRESS
				283	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0003A0	58F0 C02C	0039C		284+	L 15,*-4
0003A4	05EF			285+	BALR 14,15
				286	HXOUT OUTT+31,B
				287+	CNOP 0,4
0003A6	0700			288+	BAL 1,*+16
0003A8	4510 C048	003B8		289+	DC A(OUTT+31) BYTE ADDRESS
0003AC	00000537			290+	DC A(B) FULL WORD ADDRESS
0003B0	0000032C			291+	DC V(HEXCUN2) HEXCON2 - FULL WORD TO BYTE
0003B4	00000000			292+	L 15,*-4
0003B8	58F0 C044	003B4		293+	BALR 14,15
0003BC	05EF			294	HXOUT OUTT+41,CC
				295+	CNOP 0,4
0003BE	0700			296+	BAL 1,*+16
0003C0	4510 C060	003D0		297+	DC A(OUTT+41) BYTE ADDRESS
0003C4	00000541			298+	DC A(ACC) FULL WORD ADDRESS
0003C8	00000330			299+	DC V(HEXCUN2) HEXCON2 - FULL WORD TO BYTE
0003CC	00000000			300+	L 15,*-4
0003D0	58F0 C05C	003CC		301+	BALR 14,15
0003D4	05EF			302	HXOUT OUTT+51,STK
				303+	CNOP 0,4
0003D6	0700			304+	BAL 1,*+16
0003D8	4510 C078	003E8		305+	DC A(OUTT+51) BYTE ADDRESS
0003DC	0000054B			306+	DC A(STK) FULL WORD ADDRESS
0003E0	00000334			307+	DC V(HEXCUN2) HEXCON2 - FULL WORD TO BYTE
0003E4	00000000			308+	L 15,*-4
0003E8	58F0 C074	003E4		309+	BALR 14,15
0003EC	05EF			310	HXOUT OUTT+61,X
				311+	CNOP 0,4
0003EE	0700			312+	BAL 1,*+16
0003F0	4510 C090	00400		313+	DC A(OUTT+61) BYTE ADDRESS
0003F4	00000555			314+	DC A(X) FULL WORD ADDRESS
0003F8	00000338			315+	DC V(HEXCUN2) HEXCON2 - FULL WORD TO BYTE
0003FC	00000000			316+	L 15,*-4
0004C0	58F0 C08C	003FC		317+	BALR 14,15
000404	05EF			318	HXOUT OUTT+71,IR
				319+	CNOP 0,4
000406	0700			320+	BAL 1,*+16
0004C8	4510 C0A8	00418		321+	DC A(OUTT+71) BYTE ADDRESS
00040C	0000055F			322+	DC A(IR) FULL WORD ADDRESS
00041Q	0000033C			323+	DC V(HEXCUN2) HEXCON2 - FULL WORD TO BYTE
000414	00000000			324+	L 15,*-4
000418	58F0 C0A4	00414		325+	BALR 14,15
00041C	05EF			326	HXOUT OUTT+81,MAR
				327+	CNOP 0,4
00041E	0700			328+	BAL 1,*+16
000420	4510 C0C0	00430		329+	DC A(OUTT+81) BYTE ADDRESS
000424	00000569				

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000428	00000340			330+	DC A(MAR) FULL WORD ADDRESS
00042C	00000000			331+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000430	58F0 C0BC	0042C		332+	L 15,*-4
000434	05EF			333+	BALR 14,15
				334	HXOUT OUTT+91,MDR
000436	0700			335+	CNOP 0,4
000438	4510 C008	00448		336+	RAL 1,*+16
00043C	00000573			337+	DC A(OUTT+91) BYTE ADDRESS
000440	00000344			338+	DC A(MDR) FULL WORD ADDRESS
000444	00000000			339+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000448	58F0 C0D4	00444		340+	L 15,*-4
00044C	05EF			341+	BALR 14,15
				342	HXOUT OUTT+101,MCC
00044E	0700			343+	CNOP 0,4
000450	4510 C0F0	00460		344+	BAL 1,*+16
000454	00000570			345+	DC A(OUTT+101) BYTE ADDRESS
000458	00000348			346+	DC A(MCC) FULL WORD ADDRESS
00045C	00000000			347+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000460	58F0 C0EC	0045C		348+	L 15,*-4
000464	05EF			349+	BALR 14,15
				350	PUTST OUTT
000466	0700			351+	CNOP 0,4
000468	4510 C104	00474		352+	BAL 1,*+12
00046C	00000518			353+	DC A(OUTT)
000470	000C0000			354+	DC V(PRINTBUF)
000474	58F0 C100	00470		355+	L 15,*-4
000478	05EF			356+	BALR 14,15
00047A	58A0 C240	00580		357	L 10,=ALLINESIZE)
00047E	589A 0000	00000		358	L 9,0(10)
000482	5890 C244	00584		359	S 9,=F*1*
000486	509A 0000	00000		360	ST 9,0(10)
00048A	5990 C248	00588		361	C 9,=F*0*
00048E	4770 C14E	0048E		362	BNE RETURN
000492	9240 C1A8			363	MVI OUTT,C*
000496	D283 C1A9	00518		364	MVC OUTT+1(132),OUTT
00049C	D200 C1A8	C1A8 00518		365	MVC OUTT(1),C*1*
		C24C 00518		366	PUTST OUTT
0004A2	0700			367+	CNOP 0,4
0004A4	4510 C140	00480		368+	BAL 1,*+12
0004A8	00000518			369+	DC A(OUTT)
0004AC	00000000			370+	DC V(PRINTBUF)
0004B0	58F0 C13C	004AC		371+	L 15,*-4
0004B4	05EF			372+	BALR 14,15
0004B6	5890 C234	005A4		373	L 9,=F*46*
0004BA	509A 0000	00000		374	ST 9,0(10)
				375	RETURN
					TERME

PAGE 10

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
00048E	580D 0004		00004	376+RETURN	L -
0004C2	98EC D00C		0000C	377+	LM
0004C6	92FF D00C			378+	MVI
0004CA	41F0 0000	0000C	00000	379+	LA
0004CE	07FE			380+	BR
0004D0	0000C00000000000			381 SVTRACE	DC
000518				382 OUTT	DS
				383	END
0005A0	000002E0			384	=A(SAV1)
0005A4	000C002E			385	=F'46'
0005A8	00000002			386	=F'2'
0005AC	00000360			387	=A(TRACE)
0005B0	0000034C			388	=A(LINESIZE)
0005B4	000C0001			389	=F'1'
0005B8	00000000			390	=F'0'
0005BC	F1			391	=C'1'

13,4(13) RESTORE REGISTER -13-
 14,12,12(13) RESTORE THE REGISTERS
 12(13),X'FF' SET RETURN INDICATION
 15,0(0,0) LOAD RETURN CODE

14 RETURN
 18A10)
 133C

PAGE 2

26 MAY 70

CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES
STMDR	4	00017E	136	230
STO	4	000148	121	227
ST1	4	00015A	126	228
ST2	4	00016C	131	229
SUBM	2	0000D0	83	201
SVTRACE	4	0004D0	381	270
TEST	4	0000A8	68	30
TESTH	4	0002A4	226	175
TFUN	4	0001E8	173	56
TIN1	4	0001E0	171	43
TIN2	4	0001E4	172	50
TMEM	4	0001DC	170	36
TOUT	4	0001EC	174	63
TRACE	4	000360	262	118
ITEST	4	0001F0	175	74
WMEM	4	00012A	113	179
X	4	000338	247	184
ZERO	4	0002C4	235	182
				187
				188
				191
				217
				218
				219
				220
				221
				222
				223
				224
				314
				387
				211
				186

RELOCATION DICTIONARY

PAGE 1

26 MAY 70

44

POS.ID	REL.ID	FLAGS	ADDRESS
03	01	OC	0002D8
03	01	OC	000334
03	02	OC	0002DC
03	03	OC	0001DC
03	03	OC	0001E0
03	03	OC	0001E4
03	03	OC	0001E8
03	03	OC	0001EC
03	03	OC	0001F0
03	03	OC	0001F4
03	03	OC	0001F8
03	03	OC	0001FC
03	03	OC	000200
03	03	OC	000204
03	03	OC	000208
03	03	OC	00020C
03	03	OC	000210
03	03	OC	000214
03	03	OC	000218
03	03	OC	00021C
03	03	OC	000220
03	03	OC	000224
03	03	OC	000228
03	03	OC	00022C
03	03	OC	000230
03	03	OC	000234
03	03	OC	000238
03	03	OC	00023C
03	03	OC	000240
03	03	OC	000244
03	03	OC	000248
03	03	OC	00024C
03	03	OC	000250
03	03	OC	000254
03	03	OC	000258
03	03	OC	00025C
03	03	OC	000260
03	03	OC	000264
03	03	OC	000268
03	03	OC	00026C
03	03	OC	000270
03	03	OC	000274
03	03	OC	000278
03	03	OC	00027C
03	03	OC	000280
03	03	OC	000284

RELOCATION DICTIONARY

PAGE 2

26 MAY 70

45

POS.ID	REL.ID	FLAGS	ADDRESS
03	03	0C	000288
03	03	0C	00028C
03	03	0C	000290
03	03	0C	000294
03	03	0C	000298
03	03	0C	00029C
03	03	0C	0002A0
03	03	0C	0002A4
03	03	0C	0002A8
03	03	0C	0002AC
03	03	0C	0002B0
03	03	0C	0002B4
03	03	0C	0002B8
03	03	0C	0002BC
03	03	0C	0002C0
03	03	0C	000394
03	03	0C	000398
03	03	0C	0003AC
03	03	0C	0003B0
03	03	0C	0003C4
03	03	0C	0003C8
03	03	0C	0003DC
03	03	0C	0003E0
03	03	0C	0003F4
03	03	0C	0003F8
03	03	0C	00040C
03	03	0C	000410
03	03	0C	000424
03	03	0C	000428
03	03	0C	00043C
03	03	0C	000440
03	03	0C	000454
03	03	0C	000458
03	03	0C	00046C
03	03	0C	0004A8
03	03	0C	0005A0
03	03	0C	0005AC
03	03	0C	0005B0
03	04	1C	00039C
03	04	1C	0003B4
03	04	1C	0003CC
03	04	1C	0003E4
03	04	1C	0003FC
03	04	1C	000414
03	04	1C	00042C
03	04	1C	000444

PAGE 3

26 MAY 70

RELOCATION DICTIONARY

POS.ID	REL.ID	FLAGS	ADDRESS
03	04	1C	00045C
03	05	1C	000470
03	05	1C	0004AC

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

APPENDIX B

OS/360 ASSEMBLER

LEVEL=G RELEASE=16JUL69 SYSTEM=MFT TIME=14:35:36 DAY=TUESDAY DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NODECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD	ID
MEMORY	SD	01	000000	00103E		

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					MACRO
2					ΣOP,EB,EA,EX,EI
3					SMOM
4					LCLA
5	ΣII				ΣII,EXX
6	.IBLNK				AIF ('EI' EQ '').IBLNK
7	EXX				SETA 1
8	.XBLNK				AIF ('EX' EQ '').XBLNK
9	EB				SETA 1
10					ANOP
11					DC
12	EB				AL-1(EI),AL-1(XX),AL-6(ΣOP),AL3(EA-MEMORY)
13					MEND
14	ΣOP				MACRO
15					LUAD
16					LCLA
17					SETA 0
18	EB				SMOM
19					MEND
20	ΣOP				MACRO
21					LDI
22					LCLA
23					SETA 1
24	EB				SMOM
25					MEND
26	ΣOP				MACRO
27					STORE
28					LCLA
29					SETA 2
30	EB				SMOM
31					MEND
32	ΣOP				MACRO
33					TRA
34					LCLA
35					SETA 3
36	EB				SMOM
37					MEND
38	ΣOP				MACRO
39					TPL
40					LCLA
41					SETA 4
42	EB				SMOM
43					MEND
44	ΣOP				MACRO
45					TMI
46					LCLA
					SETA 5
					SMOM
					MEND

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
47					MACRO
48	EB				TZE EA,EX,EI
49					LCLA EOP
50	EOP				SETA 6
51					SMOM EOP,EB,EA,EX,EI
52					MEND
53					MACRO
54	EB				TN2 EA,EX,EI
55					LCLA EOP
56	EOP				SETA 7
57					SMOM EOP,EB,EA,EX,EI
58					MEND
59					MACRO
60	EB				ENTER EA,EX,EI
61					LCLA EOP
62	EOP				SETA 8
63					SMOM EOP,EB,EA,EX,EI
64					MEND
65					MACRO
66	EB				LDX EA,EX,EI
67					LCLA EOP
68	EOP				SETA 9
69					SMOM EOP,EB,EA,EX,EI
70					MEND
71					MACRO
72	EB				LDX1 EA,EX,EI
73					LCLA EOP
74	EOP				SETA 10
75					SMOM EOP,EB,EA,EX,EI
76					MEND
77					MACRO
78	EB				LQOP EA,EX,EI
79					LCLA EOP
80	EOP				SETA 11
81					SMOM EOP,EB,EA,EX,EI
82					MEND
83					MACRO
84	EB				LS EA,EX,EI
85					LCLA EOP
86	EOP				SETA 12
87					SMOM EOP,EB,EA,EX,EI
88					MEND

PAGE 3

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
93	SMQW				ROP,EB,EA,EX,EI
94	MEND				
95	MACRO				
96	EA				
97	EA				AL.2(0),AL.6(32),AL3(0)
98	DC				
99	MEND				
100	MACRO				
101	SUB				
102	DC				AL.2(0),AL.6(33),AL3(0)
103	MEND				
104	MACRO				
105	AND				
106	DC				AL.2(0),AL.6(34),AL3(0)
107	MEND				
108	MACRO				
109	URS				
110	DC				AL.2(0),AL.6(35),AL3(0)
111	MEND				
112	MACRO				
113	EOR				
114	DC				AL.2(0),AL.6(36),AL3(0)
115	MEND				
116	MACRO				
117	NOT				
118	DC				AL.2(0),AL.6(37),AL3(0)
119	MEND				
120	MACRO				
121	XTS				
122	DC				AL.2(0),AL.6(38),AL3(0)
123	MEND				
124	MACRO				
125	STX				
126	DC				AL.2(0),AL.6(39),AL3(0)
127	MEND				
128	MACRO				
129	ADX				
130	DC				AL.2(0),AL.6(40),AL3(0)
131	MEND				
132	MACRO				
133	SBX				
134	DC				AL.2(0),AL.6(41),AL3(0)
135	MEND				
136	MACRO				
137	RET				
138	DC				AL.2(0),AL.6(42),AL3(0)
	MEND				

PAGE 4

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
139					MACRO
140	EA				POP
141	EA				DC AL.2(0),AL.6(43),AL3(0)
142					MEND
143					MACRO
144	EA				STOP
145	EA				DC AL.2(0),AL.6(44),AL3(0)
146					MEND

PAGE 5

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000000				148	ENTRY MEMORY
				149	CSECT
				150	LOAD NN
000000	000000030			151+	DC AL.1(0),AL.1(0),AL.6(0),AL3(NN-MEMORY)
				152	LOAD TWO
000004	000000034			153+	DC AL.1(0),AL.1(0),AL.6(0),AL3(TWO-MEMORY)
				154	TRA B
000008	0300001C			155+	DC AL.1(0),AL.1(0),AL.6(3),AL3(B-MEMORY)
				156	LOAD TWO
00000C	000000034			157+A	DC AL.1(0),AL.1(0),AL.6(0),AL3(TWO-MEMORY)
				158	ADD
000010	20000000			159+	DC AL.2(0),AL.6(32),AL3(0)
				160	STORE RESULT
000014	02000003C			161+	DC AL.1(0),AL.1(0),AL.6(2),AL3(RESULT-MEMORY)
				162	TRA C
000018	03000002C			163+	DC AL.1(0),AL.1(0),AL.6(3),AL3(C-MEMORY)
				164	STORE RESULT
00001C	02000003C			165+B	DC AL.1(0),AL.1(0),AL.6(2),AL3(RESULT-MEMORY)
				166	LOAD ONE
000020	000000038			167+	DC AL.1(0),AL.1(0),AL.6(0),AL3(ONE-MEMORY)
				168	SUB
000024	21000000			169+	DC AL.2(0),AL.6(33),AL3(0)
				170	TNZ A
000028	07000000C			171+	DC AL.1(0),AL.1(0),AL.6(7),AL3(A-MEMORY)
				172	STOP
00002C	2C0000000			173+C	DC AL.2(0),AL.6(44),AL3(0)
000030	000000005			174	DC F.5
000034	000000002			175	DC F.2
000038	000000001			176	DC F.1
00003C				177	DS F
000040	00000000000000000000			178	UC ((4096-4)/4)F.0
				179	END

PAGE 1

26 MAY 70

CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES
A	1	00000C	157	171
B	1	00001C	165	155
C	1	00002C	173	163
MEMORY	1	000000	149	148
NN	4	000030	174	151
ONE	4	000038	176	167
RESULT	4	00003C	177	161 165
TWO	4	000034	175	153 157

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

APPENDIX C

DS/360 ASSEMBLER

LEVEL=G RELEASE=16JUL69 SYSTEM=MFT TIME=14:36:34 DAY=TUESDAY DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NODECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD	ID
PC	01	000000	000000			
ICODE	SD	02	000000	000106		

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					MACRO
2	EB				TO EA TEST MDR BIT0,BRANCH TO MICRO LOCATION J IF 0.
3	EB				DC AL.4(9),AL.12((EA-MCODE)/2)
4					MEND
5					MACRO
6	EB				T1 EA TEST MDR BIT1,BRANCH TO MICRO LOCATION J IF 0.
7	EB				DC AL.4(10),AL.12((EA-MCODE)/2)
8					MEND
9					MACRO
10	EB				T2 EA TEST MDR BIT2,BRANCH TO MICRO LOCATION J IF 0.
11	EB				DC AL.4(11),AL.12((EA-MCODE)/2)
12					MEND
13					MACRO
14	EB				TMDR EA TEST MDR FOR ALL 05,BRANCH IF TRUE.
15	EB				DC AL.4(12),AL.12((EA-MCODE)/2)
16					MEND
17					MACRO
18	EB				T1 EA BRANCH ON 5 BITS OF IR
19	EB				DC AL.4(15),AL.12((EA-MCODE)/2)
20					MEND
21					MACRO
22	EB				TRM EA ALWAYS BRANCH
23	EB				DC AL.4(8),AL.12((EA-MCODE)/2)
24					MEND
25					MACRO
26	EB				TDUMP AL.4(13),AL.12(0)
27	EB				DC
28					MEND
29	*				THE FOUR-ADDRESS MICRO INSTRUCTIONS
30					MACRO
31	EA				ADDN E11,E12,EOUT,EZ
32	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(0),AL.4(EOUT)
33					MEND
34					MACRO
35	EA				SUBM E11,E12,EOUT,EZ
36	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(1),AL.4(EOUT)
37					MEND
38					MACRO
39	EA				ANDM E11,E12,EOUT,EZ
40	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(2),AL.4(EOUT)
41					MEND
42					MACRO
43	EA				ORM E11,E12,EOUT,EZ
44	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(3),AL.4(EOUT)
45					MEND
46					MACRO

PAGE 2

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
47	EA				NOT - E11,E12,EOUT,EZ
48	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(4),AL.4(EOUT)
49					MEND
50					MACRO
51	EA				EOR E11,E12,EOUT,EZ
52	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(5),AL.4(EOUT)
53					MEND
54					MACRO
55	EA				RS E11,E12,EOUT,EZ
56	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(6),AL.4(EOUT)
57					MEND
58					MACRO
59	EA				LS E11,E12,EOUT,EZ
60	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(7),AL.4(EOUT)
61					MEND

PAGE 3

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000000				63	DS -
000000				64	ENTRY MCODE
000000				65	CSECT
000000 0004				66	ADDN
000002 2200				67+	DC
000004 1E04				68	ADDN
000006 0407				69+FETCH	DC
000008 8006				70	ADDN
00000A F00D				71+	DC
00000C 0525				72	ADDN
00000E A009				73+	DC
000010 0A85				74	T2
000012 900C				75+	DC
000014 2280				76	TI
000016 8006				77+	DC
000018 F01B				78	ONEADR
00001A 802A				79+ONEADR	DC
00001C 802E				80	TI
00001E 8031				81+	DC
000020 8034				82	ADDN
000022 8037				83+	DC
000024 803A				84	NOINDX
000026 803C				85+NOINDX	DC
000028 8041				86	ADDN
				87+	DC
				88	TRM
				89+	DC
				90	NOINDR
				91+NOINDR	DC
				92 *	LOC32
				93	LOC32
				94+LOC32	DC
				95	TRM
				96+	DC
				97	TRM
				98+	DC
				99	TRM
				100+	DC
				101	TRM
				102+	DC
				103	TRM
				104+	DC
				105	TRM
				106+	DC
				107	TRM
				108+	DC

START ON FULL WORD BOUNDARY.
 MCODE ADDRESS FOR SIMULATOR.
 ZERO,ZERO,CC,P FIRST MICRO INSTRUCTION.
 AL.1(0),AL.2(P),AL.3(ZERO),AL.3(0),AL.4(CC)
 O,CC,MAR,R FETCH NEXT INSTRUCTION FROM S MEMORY.
 AL.1(0),AL.2(R),AL.3(0),AL.3(CC),AL.3(0),AL.4(MAR)
 FOUR,CC,CC,P INCREMENT INSTRUCTION COUNTER.
 AL.1(0),AL.2(P),AL.3(FOUR),AL.3(CC),AL.3(0),AL.4(CC)
 MDR,O,IR,P MOVE INSTRUCTION BITS TO IR.
 AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.3(0),AL.4(IR)
 ONEADR BRANCH IF ONE-ADDRESS INSTRUCTION.
 AL.4(11),AL.12((ONEADR-MCODE)/2)
 LOC32 TEST FOR 32 ZERO-ADDRESS INSTRUCTION.
 AL.4(15),AL.12((LOC32-MCODE)/2)
 MDR,MASK,B,P MOVE 24 ADDRESS BITS TO B REGISTER.
 AL.1(0),AL.2(P),AL.3(MDR),AL.3(MASK),AL.3(2),AL.4(B)
 NOINDX TEST FOR NO INDEXING.
 AL.4(10),AL.12((NOINDX-MCODE)/2)
 X,B,B,P INDEX ADDRESS IN B.
 AL.1(0),AL.2(P),AL.3(X),AL.3(B),AL.3(0),AL.4(B)
 NOINDR TEST FOR NO INDIRECT ADDRESSING.
 AL.4(9),AL.12((NOINDR-MCODE)/2)
 O,B,MAR,R ADDRESS TO MAR AND READ NEXT ADDRESS.
 AL.1(0),AL.2(R),AL.3(0),AL.3(B),AL.3(0),AL.4(MAR)
 ONEADR RETURN TO TEST FOR MORE INDEXING.
 AL.4(8),AL.12((ONEADR-MCODE)/2)
 LOC64 TEST FOR 32 ONE-ADDRESS INSTRUCTIONS.
 AL.4(15),AL.12((LOC64-MCODE)/2)
 TRANSFER TO MICRO CODE FOR THE
 S ADDITION INSTRUCTION.
 SADD S ADDITION INSTRUCTION.
 AL.4(8),AL.12((SADD-MCODE)/2)
 SSUB SIMILAR FOR SUBTRACTION.
 AL.4(8),AL.12((SSUB-MCODE)/2)
 SAND ETC.FOR EACH S INSTRUCTION.
 AL.4(8),AL.12((SAND-MCODE)/2)
 SOR
 AL.4(8),AL.12((SOR-MCODE)/2)
 SEOR
 AL.4(8),AL.12((SEOR-MCODE)/2)
 SNOT
 AL.4(8),AL.12((SNOT-MCODE)/2)
 SXTS
 AL.4(8),AL.12((SXTS-MCODE)/2)
 SSTX
 AL.4(8),AL.12((SSTX-MCODE)/2)

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT	TRM	ADDITIONAL
00002A	8045			109	SADX	TRM	
				110+	AL.4(8),AL.12((SADX-MCODE)/2)	DC	
00002C	8047			111	SSBX	TRM	
				112+	AL.4(8),AL.12((SSBX-MCODE)/2)	DC	
00002E	8049			113	SRET	TRM	
				114+	AL.4(8),AL.12((SRET-MCODE)/2)	DC	
000030	8042			115	SPOP	TRM	
				116+	AL.4(8),AL.12((SPOP-MCODE)/2)	DC	
000032	807A			117	STOP	TRM	
				118+	AL.4(8),AL.12((STOP-MCODE)/2)	DC	
000034	8082			119	ILLORD	TRM	
				120+	AL.4(8),AL.12((ILLORD-MCODE)/2)	DC	
				121*	TRANSFER TO MICRO CODE FOR ONE-ADDRESS INSTRUCTIONS.		
000036	804B			122 LOC64	SLOAD	TRM	
				123+LOC64	AL.4(8),AL.12((SLOAD-MCODE)/2)	DC	
000038	804D			124	SLDI	TRM	
				125+	AL.4(8),AL.12((SLDI-MCODE)/2)	DC	
00003A	8051			126	SSTORE	TRM	
				127+	AL.4(8),AL.12((SSTORE-MCODE)/2)	DC	
00003C	8054			128	STRA	TRM	
				129+	AL.4(8),AL.12((STRA-MCODE)/2)	DC	
00003E	8056			130	STPL	TRM	
				131+	AL.4(8),AL.12((STPL-MCODE)/2)	DC	
000040	8059			132	STMI	TRM	
				133+	AL.4(8),AL.12((STMI-MCODE)/2)	DC	
000042	805C			134	STZE	TRM	
				135+	AL.4(8),AL.12((STZE-MCODE)/2)	DC	
000044	805F			136	STNZ	TRM	
				137+	AL.4(8),AL.12((STNZ-MCODE)/2)	DC	
000046	8062			138	SENDER	TRM	
				139+	AL.4(8),AL.12((SENDER-MCODE)/2)	DC	
000048	8066			140	SIDX	TRM	
				141+	AL.4(8),AL.12((SIDX-MCODE)/2)	DC	
00004A	8068			142	SLOXI	TRM	
				143+	AL.4(8),AL.12((SLOXI-MCODE)/2)	DC	
00004C	806A			144	SLOOP	TRM	
				145+	AL.4(8),AL.12((SLOOP-MCODE)/2)	DC	
00004E	806E			146	SLS	TRM	
				147+	AL.4(8),AL.12((SLS-MCODE)/2)	DC	
000050	8078			148	SRS	TRM	
				149+	AL.4(8),AL.12((SRS-MCODE)/2)	DC	
000052	8082			150	ILLORD	TRM	
				151+	AL.4(8),AL.12((ILLORD-MCODE)/2)	DC	
000054	3F00			152 SADD	FOUR,STK,MAR,R GET SECOND LEVEL OF STACK.	ADDM	
				153+SADD	AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)	DC	
				154	MOR,A,A,P PERFORM ADDITION.	ADDM	

PAGE 5

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000056	0583			155+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(A),AL.3(0),AL.4(A)
000058	1F06			156 DECR	ADDM FOUR,STK,STK,P CHANGE STACK POINTER.
000058	1F06			157+DECR	DC AL.1(0),AL.2(P),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(STK)
000058	8001			158	TRM FETCH RETURN TO FETCH OF NEXT INSTRUCTION.
000058	8001			159+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
00005C	3F00			160 SSUB	ADDM FOUR,STK,MAR,R
00005C	3F00			161+SSUB	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
00005E	0593			162	SUBM MDR,A,A,P
00005E	0593			163+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(A),AL.3(1),AL.4(A)
00005E	0593			164	TRM DECR
000060	802C			165+	DC AL.4(8),AL.12((DECR-MCODE)/2)
000060	802C			166 SAND	ADDM FOUR,STK,MAR,R
000062	3F00			167+SAND	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
000062	3F00			168	ANDM MDR,A,A,P
000064	05A3			169+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(A),AL.3(2),AL.4(A)
000064	05A3			170	TRM DECR
000066	802C			171+	DC AL.4(8),AL.12((DECR-MCODE)/2)
000066	802C			172 SOR	ADDM FOUR,STK,MAR,R
000068	3F00			173+SOR	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
000068	3F00			174	DRM MDR,A,A,P
00006A	05B3			175+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(A),AL.3(3),AL.4(A)
00006A	05B3			176	TRM DECR
00006C	802C			177+	DC AL.4(8),AL.12((DECR-MCODE)/2)
00006C	802C			178 SEOR	ADDM FOUR,STK,MAR,R
00006E	3F00			179+SEOR	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
00006E	3F00			180	EUR MDR,A,A,P
000070	05D3			181+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(A),AL.3(5),AL.4(A)
000070	05D3			182	TRM DECR
000072	802C			183+	DC AL.4(8),AL.12((DECR-MCODE)/2)
000072	802C			184 SNOT	DC O,A,A,P COMPLEMENT TOP OF STACK.
000074	01C3			185+SNOT	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(4),AL.4(A)
000074	01C3			186	TRM FETCH
000076	8001			187+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
000076	8001			188 SXTS	ADDM O,STK,MAR,P
000078	0300			189+SXTS	DC AL.1(0),AL.2(P),AL.3(0),AL.3(STK),AL.3(0),AL.4(MAR)
000078	0300			190	ADDM O,A,MDR,W WRITE TOP LEVEL INTO MEMORY.
00007A	4181			191+	DC AL.1(0),AL.2(W),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
00007A	4181			192	ADDM X,O,A,P COPY X TO A AS NEW TOP OF STACK.
00007C	0803			193+	DC AL.1(0),AL.2(P),AL.3(X),AL.3(0),AL.3(0),AL.4(A)
00007C	0803			194 INCR	ADDM MFOUR,STK,STK,P CHANGE STACK POINTER.
00007E	0F06			195+INCR	DC AL.1(0),AL.2(P),AL.3(MFOUR),AL.3(STK),AL.3(0),AL.4(STK)
00007E	0F06			196	TRM FETCH
000080	8001			197+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
000080	8001			198 SSTX	ADDM O,A,X,P TOP OF STACK TO INDEX.
000082	0182			199+SSTX	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(X)
000082	0182			200 SPOP	ADDM FOUR,STK,MAR,R GET SECOND LEVEL OF STACK.

PAGE 6

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000084	3F00			201+SPOP	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
000086	0403			202	ADDN MDR,0,A,P AND COPY TO REGISTER.
000088	802C			203+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.3(0),AL.4(A)
00008A	0982			204	TRM DECR CHANGE STACK POINTER.
00008C	8042			205+	DC AL.4(8),AL.12((DECR-MCODE)/2)
00008E	0992			206 SADX	ADDN X,A,X,P ADD STACK TO INDEX.
000090	8042			207+SADX	DC AL.1(0),AL.2(P),AL.3(X),AL.3(A),AL.3(0),AL.4(X)
000092	0184			208	TRM SPOP AND POP.
000094	8042			209+	DC AL.4(8),AL.12((SPOP-MCODE)/2)
000096	0280			210 SSBX	ADDN X,A,X,P SUBTRACT STACK FROM INDEX.
000098	0405			211+SSBX	DC AL.1(0),AL.2(P),AL.3(X),AL.3(A),AL.3(1),AL.4(X)
00009A	0300			212	TRM SPOP AND POP.
00009C	4181			213+	DC AL.4(8),AL.12((SPOP-MCODE)/2)
00009E	0283			214 SRET	ADDN O,A,CC,P GATE STACK TO CC.
0000A0	803F			215+SRET	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(CC)
0000A2	0280			216	TRM SPOP AND POP.
0000A4	4181			217+	DC AL.4(8),AL.12((SPOP-MCODE)/2)
0000A6	8042			218 SLOAD	ADDN O,B,MAR,R GET OPERAND.
0000A8	0284			219+SLOAD	DC AL.1(0),AL.2(R),AL.3(0),AL.3(B),AL.3(0),AL.4(MAR)
0000AA	8001			220	ADDN MDR,0,B,P PLACE IN B.
0000AC	0181			221+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.3(0),AL.4(B)
0000AE	9054			222 SLDI	ADDN O,STK,MAR,P STACK ADDRESS TO MEMORY.
0000B0	8001			223+SLDI	DC AL.1(0),AL.2(P),AL.3(0),AL.3(STK),AL.3(0),AL.4(MAR)
				224	ADDN O,A,MDR,W WRITE TOP OF STACK.
				225+	DC AL.1(0),AL.2(W),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				226	ADDN O,B,A,P NEW TOP OF STACK TO A.
				227+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(A)
				228	TRM INCR AND CHANGE STACK POINTER.
				229+	DC AL.4(8),AL.12((INCR-MCODE)/2)
				230 SSTORE	ADDN O,B,MAR,P ADDRESS TO MEMORY.
				231+SSTORE	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(MAR)
				232	ADDN O,A,MDR,W WRITE TOP OF STACK IN STORE LOCATION.
				233+	DC AL.1(0),AL.2(W),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				234	TRM SPOP AND POP.
				235+	DC AL.4(8),AL.12((SPOP-MCODE)/2)
				236 STRA	ADDN O,B,CC,P BRANCH ADDRESS TO CC.
				237+STRA	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(CC)
				238	TRM FETCH
				239+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
				240 STPL	ADDN O,A,MDR,P A TO MDR FOR TESTING.
				241+STPL	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				242	TO STRA TRANSFER IF POSITIVE.
				243+	DC AL.4(9),AL.12((STRA-MCODE)/2)
				244	TRM FETCH
				245+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
				246 STMI	ADDN O,A,MDR,P A TO MDR FOR TESTING.

PAGE 7

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000082	0181			247+STMI	DC - AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				248	TO FETCH
000084	9001			249+	AL.4(9),AL.12((FETCH-MCODE)/2)
				250	TRM STRA TRANSFER IF NEGATIVE.
000086	8054			251+	AL.4(8),AL.12((STRA-MCODE)/2)
				252	STZE O,A,MDR,P A TO MDR FOR TESTING.
000088	0181			253+STZE	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				254	TMDR STRA TRANSFER IF 0.
00008A	C054			255+	DC AL.4(12),AL.12((STRA-MCODE)/2)
				256	TRM FETCH
00008C	8001			257+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
				258	STNZ O,A,MDR,P
00008E	0181			259+STNZ	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)
				260	TMDR FETCH
0000C0	C001			261+	DC AL.4(12),AL.12((FETCH-MCODE)/2)
				262	TRM STRA TRANSFER IF NON-ZERO.
0000C2	8054			263+	DC AL.4(8),AL.12((STRA-MCODE)/2)
				264	SENDER O,B,MDR,P
0000C4	0281			265+SENDER	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(MDR)
				266	ADDM O,CC,B,P
0000C6	0205			267+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(C),AL.3(0),AL.4(B)
				268	MDR,O,CC,P
0000C8	0404			269+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.3(0),AL.4(CC)
				270	TRM SLDI NOW PUT B ON TOP OF STACK.
0000CA	8040			271+	DC AL.4(8),AL.12((SLDI-MCODE)/2)
				272	SLDX O,B,MDR,R
0000CC	2280			273+SLDX	DC AL.1(0),AL.2(R),AL.3(0),AL.3(B),AL.3(0),AL.4(MAR)
				274	ADDM MDR,O,B,P AND PLACE IN B. MEMORY.
0000CE	0405			275+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.3(0),AL.4(B)
				276	SLDXI O,B,X,P
0000D0	0282			277+SLDXI	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(X)
				278	TRM FETCH
0000D2	8001			279+	DC AL.4(8),AL.12((FETCH-MCODE)/2)
				280	SLOOP X,FOUR,X,P INCREMENT X BY 4.
0000D4	0882			281+SLOOP	DC AL.1(0),AL.2(P),AL.3(X),AL.3(FOUR),AL.3(0),AL.4(X)
				282	ADDM X,O,MDR,P MOVE X TO MDR FOR TESTING.
0000D6	0801			283+	DC AL.1(0),AL.2(P),AL.3(X),AL.3(0),AL.3(0),AL.4(MDR)
				284	TMDR FETCH IF 0,NO TRANSFER.
0000D8	C001			285+	DC AL.4(12),AL.12((FETCH-MCODE)/2)
				286	TRM STRA ELSE TRANSFER.
0000DA	8054			287+	DC AL.4(8),AL.12((STRA-MCODE)/2)
				288	SLS O,B,MDR,P MOVE B TO MDR FOR TESTING.
0000DC	0281			289+SLS	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(MDR)
				290	JLS TO LEFT
0000DE	9074			291+JLS	DC AL.4(9),AL.12((LEFT-MCODE)/2)
				292	REPRS RS O,A,A,P SHIFT ONE PLACE.

PAGE 8

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0000E0 01E3				293+REPRS	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(6),AL.4(A)
0000E2 0481				294	ADDH MDR,ONE,MDR,P DECREASE COUNT.
0000E4 C001				295+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(ONE),AL.3(0),AL.4(MDR)
0000E6 8070				296	TMDR FETCH FINISHED SHIFTING.
0000E8 C001				297+	DC AL.4(12),AL.12((FETCH-MCODE)/2)
0000EA 01F3				298	TRM REPRS REPEAT SHIFTING.
0000EC 0491				299+	DC AL.4(8),AL.12((REPRS-MCODE)/2)
0000EE 8074				300 LEFT	TMDR FETCH ZERO SHIFTS LEFT.
0000F0 0291				301+LEFT	DC AL.4(12),AL.12((FETCH-MCODE)/2)
0000F2 806F				302	LS O,A,A,P SHIFT ONE PLACE.
0000F4 0003				303+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(7),AL.4(A)
0000F6 0005				304	SUBH MDR,ONE,MDR,P DECREASE COUNT.
0000F8 0004				305+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(ONE),AL.3(1),AL.4(MDR)
0000FA 0006				306	TRM LEFT
0000FC 0002				307+	DC AL.4(8),AL.12((LEFT-MCODE)/2)
0000FE 0007				308 SRS	DC O,B,MDR,P MINUS COUNT TO MDR.
000100 0001				309+SRS	DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(1),AL.4(MDR)
000102 0000				310	TRM JLS JOIN LEFT-SHIFT PROGRAM.
000104 D000				311+	DC AL.4(8),AL.12((JLS-MCODE)/2)
000000				312 STOP	ADDH O,O,A,P
000000				313+STOP	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(A)
000000				314	ADDH O,O,B,P
000000				315+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(B)
000000				316	ADDH O,O,CC,P
000000				317+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(CC)
000000				318	ADDH O,O,STK,P
000000				319+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(STK)
000000				320	ADDH O,O,X,P
000000				321+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(X)
000000				322	ADDH O,O,IR,P
000000				323+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(IR)
000000				324	ADDH O,O,MDR,P
000000				325+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(MDR)
000000				326	ADDH O,O,MAR,P
000000				327+	DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.3(0),AL.4(MAR)
000000				328	DS OH
000000				329 ILLORD	TDUMP
000000				330+ILLORD	DC AL.4(13),AL.12(0)
000000				331 *****	EQU DEFINITIONS OF S-REGISTER NAMES AS NUMBERS.
000000				332	CSECT
000000				333 *	OUTPUT BUS
000000				334 MAR	EQU 0
000000				335 MDR	EQU 1
000000				336 X	EQU 2
000000				337 A	EQU 3
000000				338 CC	EQU 4

PAGE 9

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE	STATEMENT
000005				339 B		EQU 5
000006				340 STK		EQU 6
000007				341 IR		EQU 7
				342 *		MEMORY CONTROL
000000				343 P		EQU 0
000001				344 R		EQU 1
000002				345 W		EQU 2
000000				346 ZERO		EQU 0
000007				347 FOUR		EQU 7
000002				348 MASK		EQU 2
000003				349 MFOUR		EQU 3
000001				350 ONE		EQU 1
				351		END

PAGE 1

26 MAY 70

CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES	155	155	163	163	169	169	175	175	181	181	185	185	191	193
A	1	000003	337	155 155 199 203 303 303	163 163 207 211 313 313	169 169 215 215 225 225	169 169 215 215 225 225	175 175 227 227 233 233	181 181 247 247 253 253	181 181 247 247 259 259	191 191 293 293 277 277							
B	1	000005	339	79 83 289 309	83 83 315 315	219 219 221 221	219 219 221 221	231 231 267 267	265 265 273 273	275 275 277 277								
CC	1	000004	338	67 69 165 171	71 71 177 177	215 215 205 205	215 215 205 205	269 269 317 317										
DECR	1	000058	157	159 187 71 153	197 197 157 157	249 249 173 173	249 249 173 173	261 261 201 201	285 285 281 281	301 301								
FEICH	1	000002	69	120 151 229 229	157 157 229 229													
FOUR	1	000007	347	73 323 311 311	157 157 229 229													
ILLORD	1	000104	330	291 307 77 77	157 157 229 229													
INCR	1	00007E	195	64 75 108 110	157 157 229 229													
IR	1	000007	341	137 139 197 205	157 157 229 229													
JLS	1	00000E	291	261 263 73 79	157 157 229 229													
LEFT	1	0000E8	301	253 259 195 195	157 157 229 229													
LOC32	1	00001A	94	64 75 108 110	157 157 229 229													
LOC64	1	000036	123	137 139 197 205	157 157 229 229													
MAR	1	000000	334	261 263 73 79	157 157 229 229													
MASK	1	000002	348	253 259 195 195	157 157 229 229													
MCODE	1	000000	65	64 75 108 110	157 157 229 229													
MDR	1	000001	335	137 139 197 205	157 157 229 229													
MFOUR	1	000003	349	261 263 73 79	157 157 229 229													
NOINDR	1	000018	91	253 259 195 195	157 157 229 229													
NOINCX	1	000012	85	64 75 108 110	157 157 229 229													
ONE	1	000001	350	137 139 197 205	157 157 229 229													
ONEADR	1	00000C	79	261 263 73 79	157 157 229 229													
P	1	000000	343	253 259 195 195	157 157 229 229													
R	1	000001	344	64 75 108 110	157 157 229 229													
REPRS	1	0000E0	293	137 139 197 205	157 157 229 229													
SADD	1	000054	153	261 263 73 79	157 157 229 229													
SADX	1	00008A	207	253 259 195 195	157 157 229 229													
SAND	1	000062	167	64 75 108 110	157 157 229 229													
SENDER	1	0000C4	265	137 139 197 205	157 157 229 229													
SEOR	1	00006E	179	261 263 73 79	157 157 229 229													
SLOI	1	00009A	223	253 259 195 195	157 157 229 229													
SLOX	1	0000CC	273	64 75 108 110	157 157 229 229													
SLOXI	1	0000D0	277	137 139 197 205	157 157 229 229													
SLOAD	1	000096	219	261 263 73 79	157 157 229 229													
SLOOP	1	0000D4	281	253 259 195 195	157 157 229 229													

APPENDIX D

OS/360 ASSEMBLER

LEVEL=G

RELEASE=16JUL69

SYSTEM=MFT

TIME=14:37:47

DAY=TUESDAY

DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NODECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL TYPE ID ADDR LENGTH LD ID

BEGINLPX SD 01 000000 000044

SIMULATR ER 02

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000000				1	BEGINLPX PRIME
000000	47F0 F00E	0000E		2+	BEGINLPX START 0
000004	08			3+	14(0,15) BRANCH AROUND ID
000005	C2C5C7C9D5D3D7E7			4+	AL(18) DC
000000	00			5+	CL8*BEGINLPX* IDENTIFIER DC
00000E	90EC D00C	0000C		6+	STM 14,12,12(13) SAVE REGISTERS
000012	05C0			7+	BALR 12,0 CREATE BASE REGISTER
000014				8+	USING *,12
000014	1830			9+	LR 3,0 SAVE -0-
000016	1821			10+	LR 2,1 SAVE PARAMETER REGISTER
000018				11+	CNOP 0,4
000018	4510 C00C	00020		12+	BAL 1,*+8 BRANCH AROUND LENGTH
00001C	00000048			13+	DC A(72) LENGTH
000020	5801 0000	00000		14+	L 0,0(1,0) LOAD LENGTH
000024	0A0A			15+	SVC 10 ISSUE GETMAIN SVC
000026	501D 0008	00008		16+	ST 1,8(13) STORE FORWARD POINTER
00002A	50D1 0004	00004		17+	ST 13,4(1) STORE BACKWARD POINTER
00002E	18D1			18+	LR 13,1 SET UP REGISTER FOR SAVE AREA
000030	1812			19+	LR 1,2 RESTORE PARAMETER REGISTER
000032	1803			20+	LR 0,3 RESTORE -0-
000034	58F0 C02C	00040		21	L 15,=V(SIMULATR)
000038	05EF			22	BALR 14,15
00003A	47F0 0000	00000		23	B 0
000040	00000000			24	END
				25	=V(SIMULATR)

CROSS-REFERENCE

PAGE 1

REFERENCES

LEN VALUE DEFN

2

SYMBOL

BEGINLPX

1 000000

26 MAY 70

RELOCATION DICTIONARY

PAGE 1

26 MAY 70

POS.ID	REL.ID	FLAGS	ADDRESS
01	02	1C	000040

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

F128-LEVEL LINKAGE EDITOR OPTIONS SPECIFIED LIST,MAP,LET
 VARIABLE OPTIONS USED - SIZE=(131072,28672)
 IEW0000 INCLUDE SYSLIB(DRIVER1)
 IEW0000 ENTRY DRIVER1
 DEFAULT OPTION(S) USED

MODULE MAP

CONTROL SECTION			ENTRY					
NAME	ORIGIN	LENGTH	NAME	LOCATION	NAME	LOCATION	NAME	LOCATION
SIMULATR	00	58D						
MEMORY	5C0	103C						
MCCOE	1600	106						
BEGINLPX	1708	44						
DRIVER1	1750	2D8						
HEXCON1 *	1A28	160						
HEXCON2 *	1B88	150						
PRINTBUF*	1CD8	2D8						
\$PRIVATE	1FB0	00						

ENTRY ADDRESS 1750
 TOTAL LENGTH 1FB0

***** DOES NOT EXIST BUT HAS BEEN ADDED TO DATA SET

[illegible]

SIMULATION OF THE MICRO-PROGRAM OF THE S-MACHINE

by

JOE MING-HWA TIAO

B. A., Toyo University, Tokyo, Japan, 1964

M. A., Aoyama University, Tokyo, Japan, 1967

AN ABSTRACT OF A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Statistics and Computer Science

KANSAS STATE UNIVERSITY
Manhattan, Kansas

1970

It was the purpose of this study to introduce a portion of the S-machine language and to demonstrate how microprogramming techniques can be used to simulate this computer system.

The objectives of this study were:

- (1) To implement and test a computer program which would simulate the S-machine language.
- (2) To write and test programs in the assembler language of the S-machine, which had been implemented by using the macro facilities of the OS/360 assembler language.
- (3) To use the interpretation of the micro-program to simulate the execution of the S-machine instructions.
- (4) To write a simulator program which would act as an interpreter, to execute the micro-program, where the micro-program describes the action of the S-machine instructions.

The simulation of the S-machine was accomplished by means of a computer program divided into three separate segments; 1) the S-machine instruction segment 2) the micro-program segment and 3) the simulator segment. The macro-facilities of the IBM OS/360 assembler were utilized to assemble the three segments and when the segments were linked together at run time they simulated the S-machine.

The results of this study showed that when each S-machine instruction was executed the simulator interpreted the micro-program properly and the output was made by the macro assembler to trace and print out the contents of all registers in the data flow of the S-machine.