

SIMULATION OF THE MICRO-PROGRAM OF THE S-MACHINE

by 4589

JOE MING-HWA TIAO

B. A., Toyo University, Tokyo, Japan, 1964

M. A., Aoyama University, Tokyo, Japan, 1967

---

A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Statistics and Computer Science

KANSAS STATE UNIVERSITY  
Manhattan, Kansas

1970

  
Major Professor

LD  
2668  
R4  
1970  
T52  
CHAPTER  
C.2

TABLE OF CONTENTS

	PAGE
I. INTRODUCTION . . . . .	1
Objectives of the Study . . . . .	3
Description of the Program . . . . .	4
II. MICROPROGRAMMING . . . . .	5
III. IMPLEMENTATION . . . . .	7
S-machine . . . . .	7
Micro-program . . . . .	15
Simulator . . . . .	24
IV. SUMMARY . . . . .	27
V. BIBLIOGRAPHY . . . . .	28
VI. APPENDICES	
Appendix A. Simulator program . . . . .	29
Appendix B. S-machine program . . . . .	47
Appendix C. Micro-program . . . . .	56
Appendix D. Tracing . . . . .	70

## LIST OF TABLES

TABLE	PAGE
I. ONE-address instruction for S-machine . . . . .	11
II. ZERO-address instruction for S-machine . . . . .	12
III. ZERO-address instruction for micro-program . . . . .	20
IV. FOUR-address instruction for micro-program . . . . .	20
V. Memory control for micro instruction code . . . . .	21
VI. Input bus 1 for micro instruction code . . . . .	21
VII. Input bus 2 for micro instruction code . . . . .	22
VIII. Output bus for micro instruction code . . . . .	22
IX. Function for micro instruction code . . . . .	23
X. Test conditions for micro instruction code . . . . .	23

#### ACKNOWLEDGEMENTS

I wish to take this time to express sincere appreciation to Professor C. Walker, Major Instructor, for his guidance and suggestions during the preparation of the manuscript, and for providing his macro instructions to trace the contents of the program.

Special acknowledgement is due Dr. K. E. Kemp for his guidance and helpful suggestions throughout the program.

Also, I express my appreciation to all the members of the department of statistics and computer science and the computing center who most willingly gave assistance and advice during the course of this program.

Finally, I wish to thank my wife, Inger Ying-ying, for her encouragement and patience during the past two years.

## CHAPTER I

### INTRODUCTION

As computer industries grow in both quantity and specificity, a great number of special purpose languages have been created to fill individual needs. Ironically, not until the advent of a language known as S-machine language had any attention been paid to stack manipulation.

The compound meanings of stack and simulation are represented by the "S" in the name. S-machine instructions are written using zero-address and one-address instructions, creating operations and language characteristics that are extremely functional and easily assimilated.

The term simulation refers to imitation of one system by another, in this case one computer by another.<sup>1</sup> The entire patterned basis of computers in general, results in their self simulation being an extremely logical process. Whole machines or finite systems can be modeled. Many problems are difficult to solve analytically, but adequate criteria for success can be deduced from trial-and-error processes in which the model is dynamically studied.

The stack is a linear list for which all insertions and deletions are made at one end of the list.<sup>2</sup> A stack operation operates by using the top of two registers, putting the results in the second level and discarding the top level, leaving the results as the new top level.

---

<sup>1</sup> Gear, C. Willian, Computer Organization and Programming (New York: McGraw-Hill Book Co., 1969), PP 172.

<sup>2</sup> Knuth, E. Donald, The Art of Computer Programming (Addison- Wesley Publishing Co., 1969), I, PP 235 - 238.

Any program which is used in order to accomplish the execution of a single instruction in the user machine is called a micro-program.<sup>3</sup> A micro-program can be written in any way that provides a unique representation of each micro-instruction. The use of the microprogramming technique allows one to modify the actions of any and/or all of the S-machine instructions. It also provides a means to implement additional instructions.

An interpreter is a program that examines each statement or instruction in the language and causes the desired action to be taken immediately.<sup>4</sup> The main reasons for using an interpreter, or interpretation, are the following:

- 1) Interpreters are easier to write than compilers.
- 2) Interpreters are smaller and more compact than are comparable translators.
- 3) Interpreters are more informative during diagnostic stages of program running than compilers.

When a program is run on a computer often, run-time or object code efficiency is important, but during program debugging the effectiveness of error tracing is much more important.

A trace is often used to help in debugging since it prints out the contents of certain registers or memory locations everytime a branch is executed in the program. Thus when something goes wrong it is easy to follow the course of events leading up to the problem if a trace has been used.

---

<sup>3</sup> Wilkes, M. V., The Growth of Interest in Microprogramming (Comp. Surveys, Sept. 1969), I, No. 3, PP 139.

<sup>4</sup> Knuth, E. Donald, The Art of Computer Programming (Addison-Wesley Publishing Co., 1969), I, PP 197-198.

When the machine language of one computer is used on an other type machine by using an interpreting routine, the interpreter is often called a simulator. In other words, a simulator: (1) models all internal registers and data paths, (2) generates the sequences of operations that are identical to the control signals in the machine it is simulating.

One might ask, what is the difference between a computer simulator and an interpreter of a machine language? A simulator is a more involved than an interpreter. If the only desire is to interpret a language, it is of no importance to the user as to how this is done. However, a simulator should mimic the machine it is simulating as closely as possible in order to derive performance measurements.

The purpose of this report is to introduce a portion of the S-machine machine language and to demonstrate how microprogramming techniques can be used to simulate a computer system.

## I. OBJECTIVES OF THE STUDY

The objectives of this study were:

- 1) To implement and test a computer program to simulate the S-machine.
- 2) To use the interpretation of the micro-program to simulate the execution of the S-machine instructions.
- 3) To write the simulator which acted as an interpreter to execute the micro-program, where the micro-program described the action of the S-machine instructions.
- 4) To write and test programs in the assembler language of the S-machine which has been implemented by using the macro facilities of the OS/360 Assembler Language.

## II. DESCRIPTION OF THE PROGRAM

The simulation of the S-machine language was accomplished by means of three separate programs: the simulator program, the S-machine program and the micro-program. The simulator program, which is shown in appendix A, was written using the IBM OS/360 assembler language. The S-machine program presented in appendix B, was written using zero-address and one-address instructions. Finally appendix C contains the microprogram which was written by means of one-address and four-address micro-instructions. The macro facilities of the IBM OS/360 assembler were utilized extensively in writing all three segments.

## CHAPTER II

### MICROPROGRAMMING

Microprogramming is used to implement the control portion of a computer by effecting a number of register-to-register transfers of information. Some of these transfers take place directly and some through an adder or other logical circuitry in the process of carrying out the execution of a single machine instruction. Each of these steps can be thought of as the execution of an instruction for some machine. The steps needed to execute a single instruction in the user machine can be thought of as a program, usually called a micro-program. A micro-program can also be used for other necessary operations which are in a sense transparent to the programmer. For instance, fetching the next instruction or computing an effective addresses. In brief, microprogramming is a means for implementing the control function of a computer.

There are at least two approaches to the micro-program control of computers.<sup>5</sup> One called "vertical or sequential microprogramming", relies on the more traditional concept of programming in which an instruction contains an operation code, perhaps with some secondary modifiers, and one or more address fields. This was the method used in the simulation program presented in this report. The other approach, called "horizontal micro-programming", is to conceive of the micro-instructions as control words whose individual bits are used to select specific data paths within the machine. In this case there are no addresses other than implicitly specified by the bits of the control words.

---

<sup>5</sup>Rosin, R. F., Contemporary Concepts of Microprogramming and Emulation (Comp. Surveys, Dec. 1969), I, No. 4, PP 202-203.

In either case the micro-instructions are generally held in a memory whose cycle time (the time to fetch and execute an instruction) is usually faster than main memory. The majority of such systems use a nondestructive read-only memory (ROM) for micro-programs for reasons of speed, economy and memory protection.

The reasons for using microprogramming techniques in designing a particular computer system vary from situation to situation.

There are several interesting features why microprogramming is used, such as:

1. Microprogramming allows the redesign of an instruction set and offers the opportunity to provide instructions and features to the system.

2. New OP codes are easily implemented.

3. It is possible to structure a new system and simulate it with much less effort than is often required in the typical simulation scheme.

(In the simulation program presented in this report there were one-hundred-twenty micro instructions needed to simulate twenty-six S-machine instructions.)

4. Microporgramming provides an economical means of having a large instruction set in a small machine.

5. Microporgramming is often easier to check out during the design state because the micro control can be easily simulated.

The following are some of the limitations of difficulties involved microporgramming.

1. Execution speed is slow due to inefficiency. For instance in the S-machine language, for one place shifts, there are at least six step actions to be taken.

2. The concept of machine interrupts is not easy to handle with microporgramming.

## CHAPTER III

### IMPLEMENTATION

As indicated earlier, the simulation of the S-machine was accomplished by means of a computer program divided into three separate segments; the S-memory segment, the micro-program segment, and the simulator segment. These segments will now be discussed separately.

#### I. S-Machine

The organization of the S-machine in the simulation program is classified into two parts, the memory and the control processing units (CPU for short). The S-machine processes information from the stack memory, through the CPU, and stores the results back into the stack memory.

The memory unit of the S-machine is a word. The length of the word is thirty two bits (four 8-bit-bytes). Each bit of a thirty-two bit word can be a 0 or a 1 independently, so that a word of the stack memory can store any one of  $2^{32}$  different states.

The S-machine has byte addressing, the smallest addressable unit of the S-machine is one 8-bit-byte in memory. The bottom 2 bits of an address are ignored in memory READ and WRITE operations.

There are two registers which serve for READ and WRITE operations in the S-machine. They are the memory data register (MDR) and the memory address register (MAR). The MDR can store one word while the MAR can store enough bits to represent any address in the stack storage.

If the S-machine is instructed to read a number from memory (READ) the contents of the memory location specified by the address in the MAR are copied into the MDR. If the S-machine is instructed to store the information

into memory (WRITE) the contents of the MDR are copied into, and replace the contents of, the memory location specified by the address in the MAR.

There are six registers in the control processing unit (CPU) of the S-machine. Each register contains thirty-two bits except for the instruction register (IR) which is a five-bit register. The A and B registers are two working registers. The A register contains the data from the top of the stack and the B register holds the effective address which is to be used by the instruction. The X register is the single index register. The CC register is the control counter which is increased by four each time a micro-instruction is executed. The IR register is the instruction register and is used to extract five bits from the bottom of the branch address bits in a micro word, and the result is transferred to the micro control counter. The STK register is used to hold the address of the top of the stack.

There are three data paths connecting the registers in the S-machine. These are called buses, two for input to the logical unit, and one for output. The logical unit is used to form logical and arithmetic combinations of the input buses. The latch, a thirty-two bit register, is included in the logical unit and serves to retain the output of the logical unit after the inputs are turned off. This way it is possible to return a result to a register which contained an input operand. Figure 1 shows the data paths for S-machine.

Gating controls the movement of data from one register to another. If there are two registers to be connected, the gate controls the information flow. When the gate is open a copy of the information in the first register is placed in second register. The S-machine is controlled




Figure 1. S-machine Data Paths

by such a sequence of gate signals and these signals are generated by the control section of the computer.

Each S-machine instruction occupies a thirty-two bit word, which means its location address is a multiple of four bytes. The formats of the instructions are shown in Figure 2. There are two types of instruction formats, one-address and zero-address instructions. They are distinguished by the first bit of the instruction code, that is, bit two of the thirty-two bit word. The code is zero for one-address instructions and one for zero-address instruction. The code for one-address instruction is between 000000 and 011111, whereas the code for zero-address instructions is from 100000 to 100000 to 111111 because of the bit significance of the top bit. The code of one-address instructions and zero-address instructions in the program are shown in Table I and Table II.




Figure 2. S-Instruction Format

TABLE I  
ONE-ADDRESS INSTRUCTIONS

Code	Bit Position	Mnemonic	Action
0	000000	LOAD	Load stack from memory location.
1	000001	LDI	Load immediate. Loads top of stack with address.
2	000010	STORE	Stores top of stack in memory.
3	000011	TRA	Transfers control to specified location.
4	000100	TPL	Transfers control if top of stack is positive or zero.
5	000101	TMI	Transfers control if top of stack is negative (non-zero).
6	000110	TZE	Transfers control if top of stack is zero.
7	000111	TNZ	Transfers control if top of stack is non-zero.
8	001000	ENTER	Enter a subroutine by placing CC on top of the stack and transferring control.
9	001001	LDX	Load index with contents of memory location.
10	001010	LDXI	Load index immediate, that is, with the address in this instruction.
11	001011	LOOP	Increment index register by 4 and transfer control if it is non-zero.
12	001100	LS	Left shift N places, where N is the address.
13	001101	RS	Right shift N places.

TABLE II  
ZERO-ADDRESS INSTRUCTIONS

Code	Bit Position	Mnemonic	Action
32	100000	ADD	Add top two levels of stack.
33	100001	SUB	Subtract top two levels of stack.
34	100010	AND	AND top two levels of stack.
35	100011	OR	OR top two levels of stack.
36	100100	EOR	Exclusive OR top two levels of stack.
37	100101	NOT	Complement top level of stack.
38	100110	XTS	Index to stack. Puts contents of index register on top of stack.
39	100111	STX	Stack to index. Removes top of stack and places it in index register.
40	101000	ADX	Adds top of stack to index.
41	101001	SBX	Subtracts top of stack from index.
42	101010	RET	Transfers to address contained in top of stack.
43	101011	POP	Discard the top level of the stack.
44	101100	STOP	Stop run.

In the one address S-machine instruction format the first bit and second bit represent indirect and index bits. If the index bit is 1 the address of the one-address instructions is formed by adding the contents of the X register to the twenty-four-bit address in the instruction, and then performing indirect addressing with the resulting address if the indirect bit is also a 1. Indirect addressing is related to indexing. If this bit is on then a new thirty-two-bit word is fetched from emory and it is also checked for indexing and indirect addressing.

The contents of the accumulator stack are actually stored in memory starting from the maximum available address and working down. The current top level of the stack is kept in the memory location contained in the STK register. If an item is to be pushed into the stack then STK is decreased by 4 and sent to the MAR as the address of the new top level. The bottom level is always in location  $2^{12} - 4$ . For instance, a stack machine provides an instruction SUB which combines the top two levels of the stack by subtraction and stores the result back into the second level, subsequently discarding the top level. Prior to the execution of the SUB instruction, the STK register contains the address of the top of the stack. The second level is in location numbered 4 larger as shown in Figure 3. In order to execute the SUB instruction the address in STK must be sent to the MAR register. A READ can be used to access the top level of the stack and place it in the MDR register. This execution should be as the following sequence;

MAR  $\leftarrow$  STK, READ  
 MDR  $\leftarrow$  STORAGE (MAR)  
 A  $\leftarrow$  MDR  
 STK  $\leftarrow$  STK - 4  
 MAR  $\leftarrow$  STK, READ  
 MDR  $\leftarrow$  STORAGE (MAR)  
 MDR  $\leftarrow$  MDR - A  
 MAR  $\leftarrow$  STK, WRITE  
 STORAGE (MAR)  $\leftarrow$  MDR




Figure 3. Stack Memory

Having fetched the next instruction from memory into the MDR it is necessary to decode the instruction bits in order to determine their type. If it is a one-address instruction it is also necessary to form the effective address in the B register. Since this is a requirement for all one-address instructions it should be done before the remaining 5 bits of instruction code are examined. If the first bit of the instruction code is a 1 a zero-address instruction was fetched. If it is a 0 a one-address instruction was fetched. The decoding step is written as shown in Figure 4.

The S-machine consists of the S-instruction set. There are two types of instructions; one-address and zero-address instructions. The code for one-address instructions is between zero and thirty one, whereas the code for zero-address instructions is between thirty two and sixty three. Each S instruction occupies a thirty-two bit word so that its location address is always a multiple of four bytes. There are eight registers used in the S-machine data flow. The purpose of the program written in the S-machine language was to test for the proper execution of S-machine instructions by simulation.

## II. MICRO-PROGRAM

The second source module of the simulator is the micro-program module, which was written by means of one-address and four-address micro-instructions. The Macro assembler was used to assemble the micro-program. The one-address and four-address micro-instructions are shown in Tables III and IV, respectively. In these tables I1 represents the input bus 1 (IN-1), I2 the input bus 2 (IN-2), OUT the output bus and Z is either P,R, or W, meaning process only, process followed by READ, or process followed by WRITE, respectively.




Figure 4. Flow-chart for decoding instruction

The micro machine is shown in Figure 4. It contains a memory in which the micro-program is stored. Each step in the micro-program is stored as a word in the micro memory. The micro memory can be read but not written.

The micro control counter serves as an adder for the micro machine. Each time when the simulator executes a micro instruction the micro control counter is incremented to the next micro-instruction.

The micro address register is only used for accessing micro instructions. It always contains the address of the next micro-program step to be executed. Each micro-instruction is fetched from the micro memory in turn and decoded from the memory data register to determine which gates to open or which conditions to test. If conditions are tested and are true, then a new address is gated from the data register to the address register in the micro machine.

There are two different types of micro-instruction formats, one for operation steps and one for testing steps. The way in which each of these is stored in the sixteen-bit-wide micro memory is illustrated in Figure 5 and Figure 6. If the left bit is a 0 then the word represents an operation. Each group of bits, called a control group, contains a coded representation of an action. The codes used for each of these control groups are shown in Tables V through IX. If, on the other hand, the top bit is a 1, the sixteen-bit word represents a test action. In this case the micro machine examines the indicated bit or bits in the S-machine data flow and performs a branch if the condition is met. This branch is effected by placing the bottom twelve bits of the micro word into the micro control counter. The conditions tested for each of the eight code values of bits 1 through 8 of the micro word, are shown in Table X.




Figure 4. Micro machine




Figure 5. Micro instruction format for operation




Figure 6. Micro instruction format for testing

TABLE III

## ZERO-ADDRESS INSTRUCTION

Operation	Address	Comment
T0	J	Test MDR bit 0, branch to Micro location J if 0.
T1	J	Test MDR bit 1, branch to Micro location J if 0.
T2	J	Test MDR bit 2, branch to Micro location J if 0.
TMDR	J	Test MDR for all 0s, branch if true.
T1	J	Branch on 5 bits of IR.
TRM	J	Always

TABLE IV

## FOUR-ADDRESS INSTRUCTION

Operation	Address Field
ADDM	I1, I2, OUT, Z
SUMB	I1, I2, OUT, Z
ANDM	I1, I2, OUT, Z
ORM	I1, I2, OUT, Z
NOT	I1, I2, OUT, Z
EOR	I1, I2, OUT, Z
LS	I1, I2, OUT, Z
RS	I1, I2, OUT, Z

TABLE V  
MEMORY CONTROL (2 BITS)

Code Value	Action	Comment
0	NEXT	Go to fetch next micro instruction
1	READ	The READ or WRITE action is taken after rest of the micro instruction execution occurs
2	WRITE	
3	DUMP	Print out the contents of all register

TABLE VI  
INPUT BUS 1 (3 BITS)

Code	Register or Number gated onto bus
0	0
1	MDR
2	X
3	-4
4	ZERO
5	ZERO
6	ZERO
7	-4

TABLE VII

## INPUT BUS 2 (3 BITS)

Code	Register or Number Gated Onto Bus
0	0
1	1
2	FFFFFF (MASK)
3	A
4	CC
5	B
6	STK
7	-4

TABLE VIII

## OUTPUT BUS (4 BITS)

Code	Out Bus Gated To
0	MAR
1	MDR
2	X
3	A
4	CC
5	B
6	STK
7	IR
8 to 15	ZERO

TABLE IX

## FUNCTION (3 BITS)

Code	Output Function
0	IN1 $\div$ IN2 (Twos complement)
1	IN1 - IN2 (Twos complement)
2	IN1 "AND" IN2
3	IN1 "OR" IN2
4	NOT (IN1 + IN2)
5	IN1 "EXCLUSIVE OR" IN2
6	Half (IN1 + IN2) (RIGHT shift 1)
7	Double (IN1 + IN2) (Left shift 1)

TABLE X

## TEST CONDITIONS (3 BITS)

Code	Branch If
0	ALWAYS
1	MDR BIT 0 0
2	MDR BIT 1 0
3	MDR BIT 2 0
4	MDR 0
5	ABEND1
6	ABEND2
7	The 5 bits in the IR register are added with the bottom 5 bits of the branch address and used for a branch.

In the one-address micro-instructions the first bit (should be 1) indicates that it is a test step, the next 3 bits indicate that MDR bit 0 is to be tested, while the final 12 bits are the address. In the four-address micro-instructions the addresses provided will have to have the appropriate values from the tables of codes. Hence the first bit should be 0, the next two bits are the Z part and the next three bits each should be I<sub>1</sub>, I<sub>2</sub> and the value from the tables of codes. The last part, consisting of four bits, should be OUT.

In the micro-program (appendix C) statement numbers from 68 to 73 (including generated macro) are the 'FETCH' actions to fetch an instruction from S memory and then increment the instruction counter. The next statement numbers (from 74 to 91) are to 'INTERPRET' and test whether it was a one-address instruction or zero-address instruction, and if there was any indexing or indirect addressing to be done. The statement numbers from 93 to 120 and 122 to 150 are the zero-address and one-address jump-tables respectively. The last part of all operations was 'EXECUTION' to execute the micro-instructions.

### III. THE SIMULATOR

The available memory in the S-machine was divided into sections so that the various pieces of the S-machine could be represented. Words were allocated to each of the registers in the data flow and a block of memory was allocated for storing the micro program. The remainder of the memory was used for the simulator. Figure 7 shows the allocation of memory for the S-machine.

The simulator program was written in the IBM OS/360 conventional usage assembler language. The micro control counter was kept in general purpose register TWO, the micro-instruction, which is assumed to occupy a sixteen-bit

halfword, was fetched into register THREE, and the sign bit was examined to see if it was a test micro instruction. If it was not the five control groups were extracted and placed in registers FOUR through EIGHT, each multiplied by four in order to the byte. The contents of input bus 1 and input bus 2 registers were placed in general purpose registers FOUR and FIVE prior to a branch to the program segment which handled the operation. If the sign bit was negative then the test control group was extracted and placed in register RIGHT. After addressing to the byte, it moved the branch address to register Five, and then jumped to the test condition program segment. The flow of the simulator is outlined in the following steps.

- S1. Fetch next micro instruction.
- S2. Increment micro control counter.
- S3. Test sign bit. If negative go to S7. If positive go to S4.
- S4. Extract function and register addresses.
- S5. Check function group. If ADD go to A1. If SUB go to A2, If AND go to A3  
If OR go to A4. If NOT go to A5. If EOR go to A6. If RS go to A7.  
If LS go to A8.
  - A1. OUT --- IN1 + IN2 go to S6.
  - A2. OUT --- IN1 - IN2 go to S6.
  - A3. OUT --- IN1 AND IN2 go to S6.
  - A4. OUT --- IN1 OR IN2 go to S6.
  - A5. OUT --- -(IN1 + IN2) go to S6.
  - A6. OUT --- IN1 EOR IN2 go to S6.
  - A7. OUT --- HALF(IN1 + IN2) go to S6.
  - A8. OUT --- DOUBLE(IN1 + IN2) go to S6.
- S6. Check memory group. If zero go to S1. If READ go to B1.

- If WRITE go to B2. Otherwise go to DUMP to print all register contents.
- B1. Extract 12 bits from address and add address to start of MEMORY  
then fetch word from memory and store in MDR. go to S1.
- B2. Form the address in a similar manner with READ and then copy the  
contents of the MDR register into the address location. go to S1.
- S7. Extract condition and register addresses.
- S8. Pick up the lower 12 bits of the micro word.
- S9. Test bits 0 through 7 of MDR. If bit 0 go to S11. If bit 1 through  
6 go to S10. If bit 7 go to S12.
- S10. Test bit. If 1 go to S1. Otherwise go to S11.
- S11. ADD address of start of memory to micro word then go to S1.
- S12. ADD five bits of IR to micro word then go to S11.




Figure 7. Memory use in simulator of S machine

## SUMMARY

In this report the S-machine and its machine language have been described. The method of controlling the S-machine which required the writing of a program which was then used to control the data flow of the S-machine so that S-machine programs could be executed was also described. The S-machine instructions which were used to test the S-machine language were described by the micro-program and executed properly by the simulator program. The contents of all registers used in the data flow were printed by the tracing routine (appendix D). The results of this study showed that the microprogramming techniques have several advantages. Some of these advantages are flexibility, easy implementation of new OP codes and economical means of having large instruction sets on smaller type machine.

## BIBLIOGRAPHY

1. WILKES, M. V. The Growth of Interest in Microprogramming Comp. Surveys (Sept. 1969). PP 139-145
2. ROSIN, R. F. Contemporary Concepts of Microprogramming and Emulation. Comp. Surveys (Dec. 1969), PP 197-212
3. GEAR, W. C. Computer Organization and Programming. New York: McGraw-Hill Book Co. 1969 PP 171-203
4. KNUTH, D. E. The Art of Computer Programming. Volume 1 Richard S. Varga and Michael A. Harrison, Editors. Addison-Wesley Publishing Company. 1968 PP 182-208 and PP 234-238
5. KENT, WILLIAM. Assembler-Language Macroprogramming: A Tutorial Oriented Toward the IBM 360. Comp. Surveys (Dec. 1969), PP 183-196
6. PAYNE, W. H. Machine, Assembly, and Systems Programming for the IBM 360. New York: Harper & Row, Publishers. 1969. PP 215-257

## **APPENDIX A**

# **ILLEGIBLE DOCUMENT**

**THE FOLLOWING  
DOCUMENT(S) IS OF  
POOR LEGIBILITY IN  
THE ORIGINAL**

**THIS IS THE BEST  
COPY AVAILABLE**

OS/360 ASSEMBLER

LEVEL=G

RELEASE=16JUL69

SYSTEM=MFT

TIME=14:34:01

DAY=TUESDAY

DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NORECK,NORECT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,  
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

## EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD ID
MEMORY	ER	01			
MCODE	ER	02			
SIMULATR	SD	03	0000000	0005BD	
HEXCLN2	ER	04			
PRINTBUF	ER	05			

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					MACRO
2	EA				BITS EN,ER,ETAB
3	EA				SR B,B
4					SIDL B,ZN
5					SLL B,2
6					A B,ETAB
7					L ER,O(8)
8					MEND

CLEAR REGISTER B  
MOVE N BITS FROM 9 TO B  
QUADRUPLE B  
ADD ADDRESS OF TABLE  
FETCH TABLE ENTRY TO REGISTER R

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT	EXTRN MEMORY,MCODE	ADDRESS OF S MEMORY AND MCODE
000000				10			
				11	SIMULATR CSect		
				12	SAVE (14,12),,*		
000000	47F0 F00E	0000E		13+	B	14(0,15) BRANCH AROUND 1D	
000004	08			14+	DC	AL1(8)	
000005	E2C9D4E4D3C1E3D9			15+	DC	CL8*SIMULATR* IDENTIFIER	
000000	00						
00000E	90EC D00C	0000C		16+	STM	14,12,12(13) SAVE REGISTERS	
000012	05C0			17	BALR	12,0	
000014	5810 C58C			18	USING *,12		
000018	5010 D008	005A0		19	L	1,*A(SAV1)	
00001C	50D0 1004	00008		20	ST	1,8(1,13)	
000020	18D1	00004		21	ST	13,(1,1)	
000022	5820 C590	005A4		22	LR	13,1	
000026	5020 C338	0034C		23	L	2,*F*46*	
00002A	5820 C2C8	002DC		24	INITIAL	2,LINE SIZE	
00002E	5020 C334	00348		25	L	2,AMCODE	
000032	4832 0000	00000		26	NEXT	2,MCC	
000036	5A20 C594	005AB		27	ST	3,0(2)	
00003A	1293			28	A	2,*F*2*	
00003C	4740 C094	000A8		29	LTR	9,3	
000040	BD80 0011	00011		30	BW	TEST	
				31	SLDL	8,17	
				32	BITS	2,6,TMEM	
				33+	SR	8,8 CLEAR REGISTER R	
				34+	SLDL	8,2 MOVE N BITS FROM 9 TO 8	
000044	1B88			35+	SLL	8,2 QUADRUPLE 8	
000046	8D80 0002	00002		36+	A	8,TMEM ADD ADDRESS OF TABLE	
00004A	8980 0002	001DC		37+	L	6,0(8) FETCH TABLE ENTRY TO REGISTER R	
00004E	5A80 C1C8	00000		38*		3 BITS TO REG 4 INDIRECTED	
000052	5868 0000			39	BITS	3,4,TIN1 INDIRECT THROUGH MEN TABLE.	
000056	1B88			40+	SR	8,8 CLEAR REGISTER R	
000058	8D80 0003	00003		41+	SLDL	8,3 MOVE N BITS FROM 9 TO 8	
00005C	8980 0002	00002		42+	SLL	8,2 QUADRUPLE 8	
000060	5A80 C1CC	001E0		43+	A	8,TIN1 ADD ADDRESS OF TABLE	
000064	5848 0000	00000		44+	L	4,0(8) FETCH TABLE ENTRY TO REGISTER R	
				45*		DITTO FOR REG 5 AND TABLE IN-2	
				46	BITS	3,5,TIN2 THROUGH IN-1 TABLE.	
				47+	SR	8,8 CLEAR REGISTER R	
				48+	SLDL	8,3 MOVE N BITS FROM 9 TO 8	
				49+	SLL	8,2 QUADRUPLE 8	
				50+	A	8,TIN2 ADD ADDRESS OF TABLE	
				51+	L	5,0(8) FETCH TABLE ENTRY TO REGISTER R	
				52	BITS	3,7,TFUN DITTO FOR REG 6 AND TABLE FUN.	
				53+	SR	8,8 CLEAR REGISTER R	
				54+	SLDL	8,3 MOVE N BITS FROM 9 TO 8	
00007A	1B88	0003		00003			
00007C	8D80 0003						

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000080	8980 0002	00002	55+	SLI	8,2 QUADRUPLE 8
000084	5A80 C1D4	001E8	56+	A	8,T FUN ADD ADDRESS OF TABLE
000088	5878 0000	00000	57+	L	7,0(8) FETCH TABLE ENTRY TO REGISTER R
			*		4 BITS TO REG 8 INDIRECTED
00008C	1B88		58	BITS	4,8,TOUT THROUGH TABLE OUT.
00008E	8080 0004	00004	59	SR	8,8 CLEAR REGISTER B
000092	8980 0002	00002	60+	SLDL	8,4 MOVE N BITS FRUM 9 TO 8
000096	5A80 C1D8	001EC	61+	SLL	8,2 QUADRUPLE 8
00009A	5888 0000	00000	62+	A	8,TOUT ADD ADDRESS OF TABLE
00009E	5844 0000	00000	63+	L	8,0(8) FETCH TABLE ENTRY TO REGISTER R
0000A2	5855 0000	00000	64+	L	4,0(4) IN-1 OPERAND TO R4.
0000A6	07F7		65	L	5,0(5) IN-2 OPERAND TO R5.
0000AB	8D80 0011	00011	66	BR	7 BRANCH TO FUNCTION PROGRAM.
			*	67	REMOVE SIGN BITS.
			68	TEST	3 BITS TO REG 4 INDIRECTED THROUGH
			69	*	3 BITS TO TEST CONDITIONS TABLE.
0000AC	1B88		70	SR	8,4 TEST CONDITIONS TABLE.
0000AE	8D80 0003	00003	71+	SLDL	8,8 CLEAR REGISTER B
0000B2	8980 0002	00002	72+	SLL	8,3 MOVE N BITS FROM 9 TO 8
0000B6	5A80 C1DC	001F0	73+	A	8,2 QUADRUPLE 8
0000BA	5848 0000	00000	74+	L	8,T TEST ADD ADDRESS OF TABLE
0000BE	1B88		75+	L	4,0(8) FETCH TABLE ENTRY TO REGISTER R
0000C0	8D80 000C	0000C	76	SR	8,8 CLEAR REGISTER B.
0000C4	1B58		77	SLDL	8,1/2
0000C6	07F4		78	LR	5,8
0000C8	1A45		79	BR	4
0000CA	5048 0000	00000	80	ADDM	4,5
0000CE	07F6		81	ST	4,0(8)
0000D0	1B45		82	BR	6
0000D2	504B 0000	00000	83	SUBM	4,5
0000D6	07F6		84	ST	4,0(8)
0000E8	1445		85	BR	6
0000EA	5048 0000	00000	86	ANDM	4,5
0000EE	07F6		87	ST	4,0(8)
0000F0	1645		88	BR	6
0000F2	5048 0000	00000	89	ORM	4,5
0000F6	07F6		90	ST	4,0(8)
0000F8	1A45		91	BR	6
0000FA	1344		92	NOT	4,5
0000FC	5048 0000	00000	93	LCR	4,4
			94	ST	4,0(8)
0000F0	07F6		95	BR	6
0000F2	1745		96	XR	4,5
0000F4	5048 0000	00000	97	ST	4,0(8)
0000F8	07F6		98	BR	6
0000FA	1A45		99	RS	4,5
0000FC	8840 0001	00001	100	SR	4,1

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000100	5048 0000	00000	001	STL	4,0(8)
000104	07F6		102	BR	6
000106	1A45		103	AR	4,5
000108	8940 0001	00001	104	SLL	4,1
00010C	5048 0000	00000	105	ST	4,0(8)
000110	07F6		106	BR	6
000112	58A0 C32C	00340	107	RMEM	L 10, MAR
000116	54A0 C33C	00350	108		N 10, MASK12
00011A	5AA0 C2C4	002D8	109	A	10, AMEMORY
00011E	58AA 0000	00000	110	L	10, 0(10)
000122	50A0 C330	00344	111	ST	10, MDR
000126	47F0 C12A	0013E	112	B	DUMP
00012A	58A0 C32C	00340	113	WMEM	L 10, MAR
00012E	54A0 C33C	00350	114	N	10, MASK12
000132	5AA0 C2C4	002D8	115	A	10, AMEMORY
000136	58B0 C330	00344	116	L	11, MDR
00013A	50B0 A000	00000	117	ST	11, 0(1,10)
00013E	58F0 C598	005AC	118	DUMP	L 15,-ATRACE)
000142	05EF		119	BALR	14, 15
000144	47F0 C01A	0002E	120	B	NEXT
000148	5860 C330	00344	121	STO	L 6, MDR
00014C	5460 C340	00354	122	N	6, MASK8
000150	1266		123	LTR	6,6
000152	4770 C12A	0013E	124	BNZ	DUMP
000156	47F0 C186	0019A	125	B	AMCC
00015A	5860 C330	00344	126	ST1	6, MDR
00015E	5460 C344	00358	127	N	6, MASK4
000162	1266		128	LTR	6,6
000164	4770 C12A	0013E	129	BNZ	DUMP
000168	47F0 C186	0019A	130	B	AMCC
00016C	5860 C330	00344	131	ST2	6, MDR
000170	5460 C348	0035C	132	N	6, MASK2
000174	1266		133	LTR	6,6
000176	4770 C12A	0013E	134	BNZ	DUMP
00017A	47F0 C186	0019A	135	B	AMCC
00017E	5860 C330	00344	136	STMOR	L 6, MDR
000182	1266		137	LTR	6,6
000184	4770 C12A	0013E	138	BNZ	DUMP
000188	47F0 C186	0019A	139	B	AMCC
00018C	5860 C328	0033C	140	ST1	6, IR
000190	8960 0003	00003	141	SLL	6,3
000194	8860 0018	0001B	142	SRL	6,2,7
000198	1A56		143	AR	5,6
00019A	1875		144	AMCC	LR 7,5
00019C	8970 0001	00001	145	SLL	7,1
0001A0	5A70 C2C8	002DC	146	A	7, AMCODE

PAGE 5

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	SINT	SOURCE STATEMENT
0001A4	1827			147	LR 2,7
0001A6	47F0 C12A	0013E		148	B DUMP
0001AA	5800 D004	00004		149	L 13,4(,13)
0001AE	98EC D00C		0000C	150	RETURN (14,12),T,RC=0
0001B2	92FF D00C	0000C		151*	LM 14,12,12(13) RESTORE THE REGISTERS
0001B6	41F0 0000	00000		152*	MVI 12(13),X'FF' SET RETURN INDICATION
0001BA	07FE			153*	LA 15,(0,0,0) LOAD RETURN CODE
				154*	BR 14 RETURN
0001BC	47F0 C180		001C4	155 ABEND1	ABEND 1,DUMP
0001BC	80			156*	CNOP 0,4
0001C0	000001			157+ABEND1	B *+8 BRANCH AROUND CONSTANT
0001C1	5810 C1AC	001C0		158*	DC AL1(128) DUMP/STEP CODE
0001C4	0A0D			159+	DC AL3(11) COMPLETION CODE
0001C8	0A0D			160+	L 1,*-4 LOAD CODES INTO REG 1
0001CA	0700			161+	SVC 13 LINK TO ABEND ROUTINE
0001CC	47F0 C1C0		001D4	162 ABEND2	ABEND 2,DUMP
0001C0	80			163+	CNOP 0,4
0001D1	0000002			164+ABEND2	B *+8 BRANCH AROUND CONSTANT
0001D4	5810 C1BC			165+	DC AL1(128) DUMP/STEP CODE
0001D8	0A0D	001D0		166+	DC AL3(12) COMPLETION CODE
				167+	L 1,*-4 LOAD CODES INTO REG 1
				168+	SVC 13 LINK TO ABEND ROUTINE
				169 *	
0001DA	0000			170 TME	DC A(MEM)
0001DC	000001F4			171 TIN1	DC A(IN1)
0001E0	00000204			172 TIN2	DC A(IN2)
0001E4	00000224			173 TFUN	DC A(FUN)
0001E8	00000244			174 TOUT	DC A(OUT)
0001EC	00000264			175 TTST	DC A(TEST)
0001F0	000002A4			176 *	
				177 MEM	DC A(DUMP)
				178 DC	DC A(RMEM)
				179 DC	DC A(WMEM)
				180 DC	DC A(DUMP)
				181 *	
000204	0000013E			182 IN1	DC A(ZERO)
0001F8	00000112			183 DC	DC A(MDR)
0001FC	0000012A			184 DC	DC A(X)
000200	0000013E			185 DC	DC A(MFOUR)
				186 DC	DC A(ZERO)
				187 DC	DC A(ZERO)
				188 DC	DC A(ZERO)
				189 DC	DC A(FOUR)
				190 *	
000224	000002C4			191 IN2	DC A(ZERO)

TABLE OF ADDRESSES OF  
S REGISTERS OR CONSTANTS.

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000228	000002CB	192		DC	A(ONE)
00022C	000002D4	193		DC	A(MASK)
000230	00000328	194		DC	A(A)
000234	00000330	195		DC	A(CC)
000238	0000032C	196		DC	A(B)
00023C	00000334	197		DC	A(STK)
000240	000002CC	198		DC	A(FOUR)
000244	000000CB	199 *		DC	A(AUDM)
000248	000000D0	200	FUN	DC	A(SUBM)
00024C	000000D8	201		DC	A(ANDM)
000250	000000E0	202		DC	A(ORM)
000254	000000E8	203		DC	A(NOT)
000258	000000F2	204		DC	A(EDR)
00025C	000000FA	205		DC	A(RS)
000260	00000106	206		DC	A(LS)
000264	00000340	207		DC	
000268	00000344	208 *		DC	
000270	00000338	209	OUT	DC	A(MAR)
000274	00000328	210		DC	A(MDR)
000278	0000032C	211		DC	A(X)
00027C	00000334	212		DC	A(A)
000280	0000033C	213		DC	A(CC)
000284	000002C4	214		DC	A(B)
000288	000002C4	215		UC	A(STK)
00028C	000002C4	216		DC	A(IR)
000290	000002C4	217		DC	A(ZERO)
000294	000002C4	218		DC	A(ZERO)
000298	000002C4	219		DC	A(ZERO)
00029C	000002C4	220		DC	A(ZERO)
0002A0	000002C4	221		DC	A(ZERO)
0002A4	0000019A	222		DC	A(ZERO)
0002A8	00000148	223		DC	A(ZERO)
0002AC	0000015A	224		DC	A(ZERO)
0002B0	0000016C	225 *	TEST	DC	A(AMCC)
0002B4	0000017E	226		DC	A(STO)
0002B8	000001BC	227		DC	A(ST1)
0002BC	000001CC	228		DC	A(ST2)
0002C0	000001BC	229		DC	A(STMDR)
0002C4	00000000	230		DC	A(ABEND1)
0002C8	00000001	231		DC	A(ABEND2)
0002CC	00000004	232		DC	A(ST1)
		233		DC	
		234 *		DC	
		235 ZERO		DC	F*0
		236 ONE		DC	F*1
		237 FOUR		DC	F*4

TABLE OF ADDRESSES OF PROGRAMS FOR FUNCTION.

ADDRESSES OF REGISTERS FOR OUTPUT.

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0002D0	FFFFFFFFFF			238 MFOUR	DC F*-4*
0002D4	00FFFFFF			239 MASK	DC X*00FFFFFF*
0002D8	00000000			240 AMEMORY	DC A(MEMORY)
0002DC	00000000			241 AMCODE	DC A(MCODE)
0002E0	0000000000000000			242 SAV1	DC 18A(0)
000328	0000000000000000			243 A	DS F
00032C				244 B	DS F
000330				245 CC	DS F
000334	00000FFC			246 STK	DC A(MEMORY+4096-4)
000338				247 X	DS F
00033C				248 IR	DS F
000340				249 MAR	DS F
000344				250 MDK	DS F
000348				251 MCC	DS F
00034C				252 LINESIZE	DS F
000350	000003FFC			253 DS OF	DC X*00003FFC*
000354	80000000			254 MASK12	DC X*80000000*
000358	40000000			255 MASK8	DC X*40000000*
00035C	20000000			256 MASK4	DC X*20000000*
000370				257 MASK2	DC
000374	1830			258 *	*
000377	1821			259 *	TRACE ALL REGISTERS.
000379	4110 C160			260 *	
00037A	05			261 TRACE	PRIME SA=SVTRACE,CSECT=NO
00037B	E3D9C1C3C5			262+TRACE	B 10(0,15) BRANCH AROUND 1D
00037C	00EC D00C			263+	DC AL1(5)
00037D	05C0			264+	DC CLS1TRACE* IDENTIFIER
00037E				265+	STM 14,12,12(13) SAVE REGISTERS
00037F				266+	BALR 12,0 CREATE BASE REGISTER
000380				267+	USING *,12
000381				268+	LR 3,0 SAVE -0-
000382	1812			269+	LR 2,1 SAVE PARAMETER REGISTER
000384	1803			270+	LA 1,SVTRACE GET ADDRESS OF SAVE AREA
000386	9240 C1AB			271+	ST 1,8(13) STORE FORWARD POINTER
000387	D284 C1A9 C1A8			272+	ST 13,4(1) STORE BACKWARD POINTER
000388	00518			273+	LR 13,1 SET UP REG FOR SAVE AREA
000389	00519			274+	LR 1,2 RESTORE PARAMETER REGISTER
00038A	00518			275+	LR 0,3 RESTORE -0-
00038B				276	MVI OUTT,C*
00038C				277	MVC OUTT+1(133),OUTT
00038D				278	HXOUT OUTT+21,A
00038E				279+	CNOP 0,4
0003A0				280+	BAL 1,*+16
0003A1				281+	DC A(OUTT+21) BYTE ADDRESS
0003A2				282+	DC A(A) FULL WORD ADDRESS
0003A3				283+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0003A0	58F0 C02C	0039C		284+	L_ 15,*-4 BALR 14,15 HXOUT OUTT+31,B
0003A4	05EF			285+	CNOP 0,4
0003A6	0700			286	BAL 1,*+16 DC A(OUTT+31) BYTE ADDRESS
0003AB	4510 C048	003B8		287+	DC A(B) FULL WORD ADDRESS
0003AC	00000537			288+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
0003B0	0000032C			289+	L_ 15,*-4
0003B4	00000000			290+	BALR 14,15
0003B8	58F0 C044	003B4		291+	HXOUT OUTT+41,CC
0003BC	05EF			292+	CNOP 0,4
0003BE	0700			293+	BAL 1,*+16 DC A(OUTT+41) BYTE ADDRESS
0003C0	4510 C060	003D0		294+	DC A(C) FULL WORD ADDRESS
0003C4	00000541			295+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
0003CB	00000330			296+	L_ 15,*-4
0003CC	00000000	003CC		297+	BALR 14,15
0003D0	58F0 C05C			298+	HXOUT OUTT+51,STK
0003D4	05EF			299+	CNOP 0,4
0003D6	0700			300+	BAL 1,*+16 DC A(OUTT+51) BYTE ADDRESS
0003CB	4510 C078	003E8		301+	DC A(STK) FULL WORD ADDRESS
0003CC	0000054B			302	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
0003E0	00000334			303+	L_ 15,*-4
0003E4	00000000			304+	BALR 14,15
0003E8	58F0 C074	003E4		305+	HXOUT OUTT+61,X
0003EC	05EF			306+	CNOP 0,4
0003EE	0700			307+	BAL 1,*+16 DC A(OUTT+61) BYTE ADDRESS
0003F0	4510 C090	00400		308+	DC A(X) FULL WORD ADDRESS
0003F4	00000555			309+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
0003F8	00000338			310	L_ 15,*-4
0003FC	00000000			311+	BALR 14,15
000400	58F0 C08C	003FC		312+	HXOUT OUTT+71,IR
000404	05EF			313+	CNOP 0,4
000406	0700			314+	BAL 1,*+16 DC A(OUTT+71) BYTE ADDRESS
0004CB	4510 COA8	00418		315+	DC A(IR) FULL WORD ADDRESS
00040C	0000055F			316+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000410	0000033C			317+	L_ 15,*-4
000414	00000000	00414		318	BALR 14,15
000418	58F0 COA4			319+	HXOUT OUTT+81,MAR
00041C	05EF			320+	CNOP 0,4
00041E	0700			321+	BAL 1,*+16 DC A(OUTT+81) BYTE ADDRESS
000420	4510 COCO	00430		322+	DC A(IR) FULL WORD ADDRESS
000424	00000569			323+	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
				324+	L_ 15,*-4
				325+	BALR 14,15
				326	HXOUT OUTT+81,MAR
				327+	CNOP 0,4
				328+	BAL 1,*+16 DC A(OUTT+81) BYTE ADDRESS
				329+	DC

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000428	00000340			330*	DC A(MAR) FULL WORD ADDRESS
00042C	00000000			331*	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000430	58F0 C0BC	0042C		332*	L 15,*-4
000434	05EF			333*	BALR 14,15
000436	0700			334	HXOUT OUTT+91,MDR
000438	4510 C008			335*	CNOP 0,4
00043C	00000573	00448		336*	BAL 1,*+16
000440	00000344			337*	DC A(OUTT+91) BYTE ADDRESS
000444	00000000			338*	DC AIMDR) FULL WORD ADDRESS
000448	58F0 C0D4			339*	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
00044C	05EF	00444		340*	L 15,*-4
00044E	0700			341*	BALR 14,15
000450	4510 C0F0			342	HXOUT OUTT+101,MCC
000454	00000570	00460		343*	CNOP 0,4
000458	00000348			344*	BAL 1,*+16
00045C	00000000			345*	DC A(OUTT+101) BYTE ADDRESS
000460	58F0 C0EC	0045C		346*	DC AIMCC) FULL WORD ADDRESS
000464	05EF			347*	DC V(HEXCON2) HEXCON2 - FULL WORD TO BYTE
000466	0700			348*	L 15,*-4
000468	4510 C104			349*	BALR 14,15
00046C	00000518	00474		350	PUTST OUTT
000470	00000000			351*	CNOP 0,4
000474	58F0 C100	00470		352*	BAL 1,*+12
000478	05EF			353*	DC A(OUTT)
00047A	58A0 C240			354*	DC V(PRINTBUF)
00047E	589A 0000			355*	L 15,*-4
000482	5890 C244	005B0		356*	BALR 14,15
000486	509A 0000			357	L 10,*=(LINESIZE)
00048A	5990 C248			358	L 9,0(10)
00048E	4770 C14E	005B8		359	S 9,*=F*1*
000492	9240 C1A8	004BE		360	ST 9,0(10)
000496	D283 C1A9	00518		361	C 9,*=F*0*
00049C	D200 C1A8	C1A8	00519	362	BNE RETURN
0004A2	0700	C24C	00518	363	MVI OUTT,C,
0004A4	4510 C140	005BC	005BC	364	MVC OUTT+1(132),OUTT
0004A8	00000518			365	MVC OUTT(1),=C*1*
0004AC	00000000	004B0		366	PUTST OUTT
0004B0	58F0 C13C			367*	CNOP 0,*
0004B4	05EF	004AC		368*	BAL 1,*+12
0004B6	5890 C234	005A4		369*	DC A(OUTT)
0004BA	509A 0000			370*	V(PRINTBUF)
				371*	L 15,*-4
				372*	BALR 14,15
				373	L 9,*=F*46*
				374	ST 9,0(10)
				375	TERME

PAGE 10

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0004BE	58DD 0004	00004		376+RETURN	L- 13.4(13) RESTORE REGISTER -13-
0004C2	98EC D00C	0000C		377+	LM 14,12,12(13) RESTORE THE REGISTERS
0004C6	92FF D00C	0000C		378+	MVI 12(13),X'FF SET RETURN INDICATION
0004CA	41F0 0000	00000		379+	LA 15,0(0,0) LOAD RETURN CODE
0004CE	07FE			380+	BR 14 RETURN
0004D0	0000C00000000000			381 SVTRACE	DC 18A(0)
000518				382 QUIT	DS 133C
				383	END
0005A0	000002E0			384	=A(SAV1)
0005A4	000C002E			385	=F'46,
0005AB	00000002			386	=F'2,
0005AC	00000360			387	=A(TRACE)
0005B0	0000034C			388	=A(LINESIZE)
0005B4	000C0001			389	=F'1,
0005BB	00000000			390	=F'0,
0005BC	F1			391	=C'1,

## CROSS-REFERENCE

PAGE 1

26 MAY 70

SYMBOL	LEN	VALUE	DEFN	REFERENCES
A	4	000328	243	194 212 282 -
ABEND1	4	0001BC	157	231
ABEND2	4	0001CC	164	232
ADDM	2	0000C8	80	200 125 135 139 226
AMCC	2	00019A	144	241 125 146
AMCODE	4	0002DC	240	109 115
AMEMORY	4	0002D8	86	202
ANDM	2	0000D8	244	196 214 290
B	4	00032C	245	195 213 298
CC	4	000330	118	112 124 129
DUMP	4	00013E	96	205 134 138 148 177 180
EOR	2	0000F2	237	189 198
FOUR	4	0002CC	200	173
FUN	4	000244	191	171
INITIAL	4	00002A	25	
INI1	4	000204	182	
INI2	4	000224	248	140 216 322
IR	4	00033C	252	24 357 388
LINESIZE	4	00034C	103	107 207
LS	2	000106	249	107 113 209 330
MAR	4	000340	239	193
MASK	4	0002D4	254	108 114
MASK12	4	000350	257	132
MASK2	4	00035C	256	127
MASK4	4	000358	255	122
MASK8	4	000354	251	26 346
MCC	4	000348	10	241
MCODE	1	000000	250	111 116 121 126 131 136 183 210 338
MDR	4	000344	177	170
MEM	4	0001F4	100000	10 240 246
MEMORY	1	000000	10	
MFOUR	4	0002D0	238	185
NEXT	4	00002E	26	120
NOT	2	0000E8	92	204
ONE	4	0002C8	236	192
ORM	2	0000E0	89	203
OUT	4	000264	209	174
QUIT	1	000518	382	276 277 281 289 297 305 313 321 329 337 345 353 363
RETURN	4	0004BE	376	362
RMEM	4	000112	107	178
RS	2	0000FA	99	206
SAV1	4	0002E0	242	19 384
SIMULATR	1	000000	11	
ST1	4	0001FC	140	233
STK	4	000334	246	197 215 306

## CROSS-REFERENCE

PAGE 2

26 MAY 70

SYMBOL	LEN	VALUE	DEFN	REFERENCES
STMOK	4	00017E	136	230
STO	4	000148	121	227
ST1	4	00015A	126	228
ST2	4	00016C	131	229
SUBM	2	0000D0	83	201
SVTRACE	4	0004D0	381	270
TEST	4	0000A8	68	30
TESTH	4	0002A4	226	175
TFUN	4	0001E8	173	56
TINI	4	0001E0	171	43
TIN2	4	0001E4	172	50
TMEM	4	0001DC	170	36
TOUT	4	0001EC	174	63
TRACE	4	000360	262	118
TTEST	4	0001F0	175	74
WMEM	4	00012A	113	179
X	4	000338	247	184
ZERO	4	0002C4	235	182
			211	314
			186	187
			188	191
			217	218
			219	220
			221	222
			223	224

## RELOCATION DICTIONARY

PAGE 1

26 MAY 70

POS. ID	REL. ID	FLAGS	ADDRESS
03	01	OC	000208
03	01	OC	000334
03	02	OC	0002DC
03	03	OC	0001DC
03	03	OC	0001E0
03	03	OC	0001E4
03	03	OC	0001E8
03	03	OC	0001EC
03	03	OC	0001F0
03	03	OC	0001F4
03	03	OC	0001F8
03	03	OC	0001FC
03	03	OC	000200
03	03	OC	000204
03	03	OC	000208
03	03	OC	00020C
03	03	OC	000210
03	03	OC	000214
03	03	OC	000218
03	03	OC	00021C
03	03	OC	000220
03	03	OC	000224
03	03	OC	000228
03	03	OC	00022C
03	03	OC	000230
03	03	OC	000234
03	03	OC	000238
03	03	OC	00023C
03	03	OC	000240
03	03	OC	000244
03	03	OC	000248
03	03	OC	00025C
03	03	OC	000260
03	03	OC	000264
03	03	OC	000268
03	03	OC	00026C
03	03	OC	000270
03	03	OC	000274
03	03	OC	000278
03	03	OC	00027C
03	03	OC	000280
03	03	OC	000284

## RELOCATION DICTIONARY

PAGE 2

26 MAY 70

POS.ID	REL.ID	FLAGS	ADDRESS
03	03	OC	000288
03	03	OC	00028C
03	03	OC	000290
03	03	OC	000294
03	03	OC	000298
03	03	OC	00029C
03	03	OC	0002A0
03	03	OC	0002A4
03	03	OC	0002AB
03	03	OC	0002AC
03	03	OC	0002B0
03	03	OC	0002B4
03	03	OC	0002B8
03	03	OC	0002BC
03	03	OC	0002C0
03	03	OC	000394
03	03	OC	000398
03	03	OC	0003AC
03	03	OC	0003B0
03	03	OC	0003C4
03	03	OC	0003CB
03	03	OC	0003DC
03	03	OC	0003E0
03	03	OC	0003F4
03	03	OC	0003FB
03	03	OC	00040C
03	03	OC	000410
03	03	OC	000424
03	03	OC	000428
03	03	OC	00043C
03	03	OC	000440
03	03	OC	000454
03	03	OC	000458
03	03	OC	00046C
03	03	OC	0004A8
03	03	OC	0005AO
03	03	OC	0005AC
03	03	OC	0005B0
03	04	IC	00039C
03	04	IC	0003B4
03	04	IC	0003CC
03	04	IC	0003E4
03	04	IC	0003FC
03	04	IC	000414
03	04	IC	00042C
03	04	IC	000444

## RELOCATION DICTIONARY

PAGE 3

POS.ID	REL.ID	FLAGS	ADDRESS
03	04	1C	00045C
03	05	1C	000470
03	05	1C	0004AC

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

26 MAY 70

## **APPENDIX B**

LEVEL=6            RELEASE=16JUL69            SYSTEM=MFT  
OS/360 ASSEMBLER            TIME=14:35:36            DAY=TUESDAY  
DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,  
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

## EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD	ID
MEMORY	SD	01	000000	00103E		

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					
2					MACRO
					SMOM EOP, EB, EA, EX, EI
3					LCLA EII, EXX
					AIF (*EI, EQ **), IBLNK
4	EII				SETA 1
					AIF (*EX, EQ **), XBLNK
5					SETA 1
6	*IBLNK				
7	EXX				
8	*XBLNK				
9	EB				ANOP DC AL, 1(EII), AL, 1(EXX), AL, 6(EOP), AL3 (EA-MEMORY)
10					MEND
11					MACRO
12	EB				LUAD EA, EX, EI
13					LCLA EOP
14	EOP				SETA 0
15					SMOM EOP, EB, EA, EX, EI
16					MEND
17					MACRO
18	EB				LDI EA, EX, EI
19					LCLA EOP
20	EOP				SETA 1
21					SMOM EOP, EB, EA, EX, EI
22					MEND
23					MACRO
24	EB				STORE EA, EX, EI
25					LCLA EOP
26	EOP				SETA 2
27					SMOM EOP, EB, EA, EX, EI
28					MEND
29					MACRO
30	EB				TRA EA, EX, EI
31					LCLA EOP
32	EOP				SETA 3
33					SMOM EOP, EB, EA, EX, EI
34					MEND
35					MACRO
36	EB				TPL EA, EX, EI
37					LCLA EOP
38	EOP				SETA 4
39					SMOM EOP, EB, EA, EX, EI
40					MEND
41					MACRO
42	EB				TMI EA, EX, EI
43					LCLA EOP
44	EOP				SETA 5
45					SMOM EOP, EB, EA, EX, EI
46					MEND

PAGE 2

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
47				MACRO	
48	EB			TZE	EA, EX, EI
49				LCLA	EOP
50	EOP			SETA	6
51				SMOM	EOP, EB, EA, EX, EI
52				MEND	
53				MACRO	
54	EB			TNZ	EA, EX, EI
55				LCLA	EOP
56	EOP			SETA	7
57				SMOM	EOP, EB, EA, EX, EI
58				MEND	
59				MACRO	
60	EB			ENTER	EA, EX, EI
61				LCLA	EOP
62	EOP			SETA	8
63				SMOM	EOP, EB, EA, EX, EI
64				MEND	
65				MACRO	
66	EB			LDX	EL, EX, EI
67				LCLA	EOP
68	EOP			SETA	9
69				SMOM	EOP, EB, EA, EX, EI
70				MEND	
71				MACRO	
72	EB			LDXI	EA, EX, EI
73				LCLA	EOP
74	EOP			SETA	10
75				SMOM	EOP, EB, EA, EX, EI
76				MEND	
77				MACRO	
78	EB			LOOP	EA, EI, EI
79				LCLA	EOP
80	EOP			SETA	11
81				SMOM	EOP, EB, EA, EX, EI
82				MEND	
83				MACRO	
84	EB			LS	EA, EX, EI
85				LCLA	EOP
86	EOP			SETA	12
87				SMOM	EOP, EB, EA, EX, EI

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
93					SMOD COP,EB,EA,EX,FI
94					MEND
95					MACRO
96	EA			ADD	DC AL.2(0),AL.6(32),AL3(0)
97	EA			MEND	
98				MACRO	
99				SUB	DC AL.2(0),AL.6(33),AL3(0)
100	EA			MEND	
101	EA			MACRO	
102				AND	DC AL.2(0),AL.6(34),AL3(0)
103				MEND	
104	EA			DC	DC AL.2(0),AL.6(35),AL3(0)
105	EA			MACRO	
106				OR	DC AL.2(0),AL.6(36),AL3(0)
107				MEND	
108	EA			DC	DC AL.2(0),AL.6(37),AL3(0)
109	EA			MACRO	
110				NOT	DC AL.2(0),AL.6(38),AL3(0)
111				MEND	
112	EA			DC	DC AL.2(0),AL.6(40),AL3(0)
113	EA			MACRO	
114				STX	DC AL.2(0),AL.6(41),AL3(0)
115	EA			MEND	
116	EA			DC	DC AL.2(0),AL.6(42),AL3(0)
117	EA			MACRO	
118				SBX	
119				DC	
120	EA			MEND	
121	EA			MACRO	
122				ADX	
123				DC	
124	EA			MEND	
125	EA			MACRO	
126				RET	
127				DC	
128	EA			MEND	
129	EA			MACRO	
130				SBX	
131				DC	
132	EA			MEND	
133	EA			MACRO	
134				RET	
135				DC	
136	EA			MEND	
137	EA			MACRO	
138				DC	

PAGE 4

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
139					MACRO
140	EA				POP
141	EA				DC AL.2(0),AL.6(43),AL3(0)
142					MEND
143					MACRO
144	EA				STOP
145	EA				DC AL.2(0),AL.6(44),AL3(0)
146					MEND

PAGE 5

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000000				148	ENTRY MEMORY
000000	000000030			149	CSECT
000004	00000034			150	LOAD NN
000008	0300001C			151+	DC AL.1(0), AL.1(0), AL.6(0), AL.3(INN-MEMORY)
00000C	00000034			152	LOAD TWO
000010	20000000			153+	DC AL.1(0), AL.1(0), AL.6(0), AL.3(TWO-MEMORY)
000014	0200003C			154	TRA B
000018	03000002C			155+	DC AL.1(0), AL.1(0), AL.6(3), AL.3(B-MEMORY)
00001C	0200003C			156 A	LOAD TWO
000020	0000C0038			157+A	DC AL.1(0), AL.1(0), AL.6(0), AL.3(TWO-MEMORY)
000024	21000000			158	ADD
000028	0700000C			159+	DC AL.2(0), AL.6(32), AL.3(0)
00002C	2C000000			160	STORE RESULT
000030	00000005			161+	DC AL.1(0), AL.1(0), AL.6(2), AL.3(RESULT-MEMORY)
000034	00000002			162	TRA C
000038	00000001			163+	DC AL.1(0), AL.1(0), AL.6(3), AL.3(C-MEMORY)
00003C	00000000			164 B	STORE RESULT
170				165+B	DC AL.1(0), AL.1(0), AL.6(2), AL.3(RESULT-MEMORY)
171+				166	LOAD ONE
172 C				167+	DC AL.1(0), AL.1(0), AL.6(0), AL.3(ONE-MEMORY)
173+C				168	SUB
174 NN				169+	DC AL.2(0), AL.6(33), AL.3(0)
175 TWO				170	TNZ A
176 ONE				171+	DC AL.1(0), AL.1(0), AL.6(7), AL.3(A-MEMORY)
177 RESULT				172 C	STOP
178				173+C	DC AL.2(0), AL.6(44), AL.3(0)
179				174 NN	DC F.5,
				175 TWO	DC F.2,
				176 ONE	DC F.1,
				177 RESULT	DS F
				178	END DC F.0*
				179	114096-4) /4) F.0*

PAGE 1

26 MAY 70

## CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES
A	1	00000C	157	171
B	1	00001C	165	155
C	1	00002C	173	163
MEMORY	1	000000	149	148
NN	4	000030	174	151
ONE	4	000138	176	167
RESULT	4	00002C	177	161
TWO	4	000034	175	153
				157

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

## **APPENDIX C**

LEVEL=G            RELEASE=16JUL69            SYSTEM=MFT            TIME=14:36:34            DAY=TUESDAY            DATE=26 MAY 70

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NOECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,  
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

## EXTERNAL SYMBOL DICTIONARY

PAGE 1

26 MAY 70

SYMBOL	TYPE	ID	ADDR	LENGTH	LD	ID
ICODE	PC	01	000000	000000		
	SD	02	000000	000106		

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
1					
2	EB	TO	EA	MACRO	TEST MDR BIT0, BRANCH TO MICRO LOCATION J IF 0.
3	EB	DC	AL.4(9), AL.12((EA-MCODE)/2)	MEND	
4					
5		MACRO	T1	EA	TEST MDR BIT1, BRANCH TO MICRO LOCATION J IF 0.
6	EB	DC	AL.4(10), AL.12((EA-MCODE)/2)	MEND	
7	EB	DC	AL.4(11), AL.12((EA-MCODE)/2)	MEND	
8					
9		MACRO	T2	EA	TEST MDR BIT2, BRANCH TO MICRO LOCATION J IF 0.
10	EB	DC	AL.4(111), AL.12((EA-MCODE)/2)	MEND	
11	EB	DC	AL.4(112), AL.12((EA-MCODE)/2)	MEND	
12					
13		MACRO	TMDR	EA	TEST MDR FOR ALL OS, BRANCH IF TRUE.
14	EB	DC	AL.4(112), AL.12((EA-MCODE)/2)	MEND	
15	EB	DC	AL.4(112), AL.12((EA-MCODE)/2)	MEND	
16					
17		MACRO	TRM	EA	BRANCH ON 5 BITS OF IR
18	EB	TI	AL.4(15), AL.12((EA-MCODE)/2)	MEND	
19	EB	DC	AL.4(15), AL.12((EA-MCODE)/2)	MEND	
20					
21		MACRO	TRM	EA	ALWAYS BRANCH
22	EB	DC	AL.4(8), AL.12((EA-MCODE)/2)	MEND	
23	EB	DC	AL.4(8), AL.12((EA-MCODE)/2)	MEND	
24					
25		MACRO	TDUMP	DC	AL.4(13), AL.12(0)
26	EB	DC	AL.4(13), AL.12(0)	MEND	
27	EB	DC	AL.4(13), AL.12(0)		
28					
29	*				THE FOUR-ADDRESS MICRO INSTRUCTIONS
30		MACRO			
31	EA	ADD	E11,E12,EOUT,EZ	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)	
32	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)	MEND	
33					
34		MACRO	SUBM	E11,E12,EOUT,EZ	
35	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)	MEND	
36	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)		
37					
38		MACRO	ANDM	E11,E12,EOUT,EZ	
39	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)	MEND	
40	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)		
41					
42		MACRO	ORM	E11,E12,EOUT,EZ	
43	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)	MEND	
44	EA	DC	AL.1(0), AL.2(EZ), AL.3(E11), AL.3(E12), AL.3(0), AL.4(EOUT)		
45					
46		MACRO			

PAGE 2

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
47	EA				NOT - E11,E12,EOUT,EZ
48	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(5),AL.4(EOUT)
49					MEND
50				MACRO	
51	EA				EUR E11,E12,EOUT,EZ
52	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(5),AL.4(EOUT)
53					MEND
54				MACRO	
55	EA				RS E11,E12,EOUT,EZ
56	EA				UC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(6),AL.4(EOUT)
57					MEND
58				MACRO	
59	EA				LS E11,E12,EOUT,EZ
60	EA				DC AL.1(0),AL.2(EZ),AL.3(E11),AL.3(E12),AL.3(7),AL.4(EOUT)
61					MEND

PAGE 3

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000000		63		DS OF	START ON FULL WORD BOUNDARY.
000000		64		ENTRY MCODE	MCODE ADDRESS FOR SIMULATOR.
000000	0004	65	MCODE	CSECT	
000000	2200	66		ADDW ZERO,ZERO,CC,P	FIRST MICRO INSTRUCTION.
000004	1E04	67+		DC AL.1(0),AL.2(P),AL.3(ZERO),AL.3(0),AL.4(CC)	
000006	0407	68	FETCH	ADDW 0,CC,MAR,R	FETCH NEXT INSTRUCTION FROM S MEMORY.
000008	B006	69+FETCH		DC AL.1(0),AL.2(R),AL.3(CC),AL.3(0),AL.4(MAR)	
000010	F00D	70		ADDW FOUR,CC,CC,P	INCREMENT INSTRUCTION COUNTER.
000014	2280	71+		DC AL.1(0),AL.2(P),AL.3(CC),AL.3(0),AL.4(CC)	
000016	8006	72		ADDW MDR,0,IR,P	MOVE INSTRUCTION BITS TO IR.
000018	F01B	73+		DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.4(IR)	
000022	8037	74		T2 ONEADR	BRANCH IF ONE-ADDRESS INSTRUCTION.
000024	803A	75+		DC AL.4(11),AL.12((ONEADR-MCODE)/2)	
000026	803C	76		T1 LOC32	TEST FOR 3.2 ZERO-ADDRESS INSTRUCTION.
000028	8041	77+		DC AL.4(15),AL.12((LOC32-MCODE)/2)	
000000	0525	78	ONEADR	ANDW MDR,MASK,B,P	MOVE 24 ADDRESS BITS TO B REGISTER.
000010	0AB5	79+ONEADR		DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(2),AL.4(B)	
000012	900C	80		T1 NOINDX	TEST FOR NO INDEXING.
000014	2280	81+		DC AL.4(10),AL.12((NOINDX-MCODE)/2)	
000016	8006	82		ADDW X,B,B,P	INDEX ADDRESS IN B.
000018	F01B	83+		DC AL.1(0),AL.2(P),AL.3(X),AL.3(0),AL.4(B)	
000022	8037	84	NDindx	TO NOINDR	TEST FOR NO INDIRECT ADDRESSING.
000024	803A	85+NOINDX		DC AL.4(9),AL.12((NOINDR-MCODE)/2)	
000026	803C	86		ADDW O,B,MAR,R	ADDRESS TO MAR AND READ NEXT ADDRESS.
000028	8041	87+		DC AL.1(0),AL.2(R),AL.3(0),AL.3(0),AL.4(MAR)	
000022	8037	88		TRM ONEADR	RETURN TO TEST FOR MORE INDEXING.
000024	803A	89+		DC AL.4(8),AL.12((ONEADR-MCODE)/2)	
000026	803C	90	NOINDR	T1 LOC64	TEST FOR 3.2 ONE-ADDRESS INSTRUCTIONS.
000028	8041	91+NOINDR		DC AL.4(15),AL.12((LOC64-MCODE)/2)	
000022	8037	92*		TRM SADD	TRANSFER TO MICRO CODE FOR THE
000024	803A	93	LOC32	DC AL.4(8),AL.12((SADD-MCODE)/2)	S ADDITION INSTRUCTION.
000026	803C	94+LOC32		TRM SSUB	SIMILAR FOR SUBTRACTION.
000028	8041	95		DC AL.4(8),AL.12((SSUB-MCODE)/2)	
000022	8037	96+		TRM SAND	ETC. FOR EACH S INSTRUCTION.
000024	803A	97		DC AL.4(8),AL.12((SAND-MCODE)/2)	
000026	803C	98+		TRM SOR	
000028	8041	99		DC AL.4(8),AL.12((SOR-MCODE)/2)	
000022	8037	100+		TRM SEUR	
000024	803A	101		DC AL.4(8),AL.12((SEUR-MCODE)/2)	
000026	803C	102+		TRM SNUT	
000028	8041	103		DC AL.4(8),AL.12((SNUT-MCODE)/2)	
000022	8037	104+		TRM SXTS	
000024	803A	105		DC AL.4(8),AL.12((SXTS-MCODE)/2)	
000026	803C	106+		TRM SSTX	
000028	8041	107		DC AL.4(8),AL.12((SSTX-MCODE)/2)	

PAGE 4

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000002A	8045	109		TRM	SADX
		110+		DC	- AL.4(8), AL.12((SADX-MCODE)/2)
000002C	8047	111		TRM	SSBX
		112+		DC	AL.4(B), AL.12((SSBX-MCODE)/2)
000002E	8049	113		TRM	SRET
		114+		DC	AL.4(B), AL.12((SRET-MCODE)/2)
0000030	8042	115		TRM	SPOP
		116+		DC	AL.4(B), AL.12((SPOP-MCODE)/2)
0000032	807A	117		TRM	STOP
		118+		DC	AL.4(B), AL.12((STOP-MCODE)/2)
0000034	8082	119		TRM	ILLORD
		120+		DC	AL.4(B), AL.12((ILLORD-MCODE)/2)
		121 *			TRANSFER TO MICRO CODE FOR ONE-ADDRESS INSTRUCTIONS.
0000036	804B	122	LDC64	TRM	SLOAD
		123+	LDC64	DC	AL.4(8), AL.12((SLOAD-MCODE)/2)
0000038	804D	124		TRM	SLDI
		125+		DC	AL.4(8), AL.12((SLDI-MCODE)/2)
000003A	8051	126		TRM	SSTORE
		127+		DC	AL.4(8), AL.12((SSTORE-MCODE)/2)
000003C	8054	128		TRM	STRA
		129+		DC	AL.4(8), AL.12((STRA-MCODE)/2)
000003E	8056	130		TRM	STPL
		131+		DC	AL.4(8), AL.12((STPL-MCODE)/2)
0000040	8059	132		TRM	STM1
		133+		DC	AL.4(8), AL.12((STM1-MCODE)/2)
0000042	805C	134		TRM	STZE
		135+		DC	AL.4(8), AL.12((STZE-MCODE)/2)
0000044	805F	136		TRM	STNZ
		137+		DC	AL.4(8), AL.12((STNZ-MCODE)/2)
0000046	8062	138		TRM	SENTER
		139+		DC	AL.4(8), AL.12((SENTER-MCODE)/2)
0000048	8066	140		TRM	SLDX
		141+		DC	AL.4(8), AL.12((SLDX-MCODE)/2)
000004E	806E	142		TRM	SLDX1
		143+		DC	AL.4(8), AL.12((SLDX1-MCODE)/2)
0000050	807B	144		TRM	SLDUP
		145+		DC	AL.4(8), AL.12((SLDUP-MCODE)/2)
0000052	8082	150		TRM	ILLORD
		151+		DC	AL.4(B), AL.12((ILLORD-MCODE)/2)
0000054	3F00	152	SADD	DC	FOUR, STK, MAR, GET SECOND LEVEL OF STACK.
		153+ SADD		DC	AL.1(U), AL.2(R), AL.3(FOUR), AL.3(STK), AL.3(MAR).
		154 ADDM		DC	MOR, A, A, P, ADDM PERFORM ADDITION.

PAGE 5

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000056 0583		155+		DC	AL.1(0), AL.2(P), AL.3(MDR), AL.3(A), AL.3(0), AL.4(A)
000058 1F06		156 DECR		ADDM	MDR, STK, P CHANGE STACK POINTER.
		157+DECR		DC	AL.1(0), AL.2(P), AL.3(STK), AL.3(FOUR), AL.3(0), AL.4(STK)
		158		TRM	FETCH
		159+		DC	AL.4(B), AL.12((FETCH-MCODE)/2)
00005A 8001		160 SSUB		ADDM	FOUR, STK, MAR, R RETURN TO FETCH OF NEXT INSTRUCTION.
00005C 3F00		161+SSUB		DC	AL.1(0), AL.2(R), AL.3(STK), AL.3(FOUR), AL.3(0), AL.4(MAR)
		162		SUBM	MDR, A, A, P
00005E 0593		163+		DC	AL.1(0), AL.2(P), AL.3(MDR), AL.3(A), AL.3(1), AL.4(A)
000060 B02C		164		TRM	DEC R
		165+		DC	AL.4(B), AL.12((DEC R-MCODE)/2)
000062 3F00		166 SAND		ADDM	FOUR, STK, MAR, R
		167+ SAND		DC	AL.1(0), AL.2(R), AL.3(FOUR), AL.3(0), AL.4(MAR)
000064 05A3		168		ANDM	MDR, A, A, P
		169+		DC	AL.1(0), AL.2(P), AL.3(MDR), AL.3(A), AL.3(2), AL.4(A)
000066 B02C		170		TRM	DEC R
		171+		DC	AL.4(B), AL.12((DEC R-MCODE)/2)
000068 3F00		172 SDR		ADDM	FOUR, STK, MAR, R
		173+ SDR		DC	AL.1(0), AL.2(R), AL.3(FOUR), AL.3(0), AL.4(MAR)
00006A 05B3		174		ORM	MDR, A, A, P
		175+		DC	AL.1(0), AL.2(P), AL.3(MDR), AL.3(A), AL.3(3), AL.4(A)
00006C B02C		176		TRM	DEC R
		177+		DC	AL.4(B), AL.12((DEC R-MCODE)/2)
00006E 3F00		178 SEOR		ADDM	FOUR, STK, MAR, R
		179+ SEOR		DC	AL.1(0), AL.2(R), AL.3(FOUR), AL.3(0), AL.4(MAR)
000070 05D3		180		eor	MDR, A, A, P
		181+		DC	AL.1(0), AL.2(P), AL.3(MDR), AL.3(A), AL.3(5), AL.4(A)
000072 B02C		182		TRM	DEC R
		183+		DC	AL.4(B), AL.12((DEC R-MCODE)/2)
000074 01C3		184 SNOT		NOT	O, A, A, P COMPLEMENT TOP OF STACK.
		185+ SNOT		DC	AL.1(0), AL.2(P), AL.3(0), AL.3(A), AL.3(4), AL.4(A)
000076 8001		186 TRM		FETCH	AL.4(B), AL.12((FETCH-MCODE)/2)
000078 0300		187+ ADDM	D, STK, MAR, P		
		188 SXTS	DC		AL.1(0), AL.2(P), AL.3(0), AL.3(STK), AL.3(0), AL.4(STK)
		189+ SXTS	ADDM	O, A, MDR, W	WRITE TOP LEVEL INTO MEMORY.
00007A 4181		190	DC	AL.1(0), AL.2(W), AL.3(0), AL.3(0), AL.4(MDR)	
00007C 0803		191+	ADDM	X, O, A, P	COPY X TO A AS NEW TOP OF STACK.
		192	DC	AL.1(0), AL.2(P), AL.3(X), AL.3(0), AL.4(A)	
00007E 0F06		193+	ADDM	MFOUR, STK, STK, P	CHANGE STACK POINTER.
		194 INCR	DC	AL.1(0), AL.2(P), AL.3(MFOUR), AL.3(STK), AL.3(0), AL.4(STK)	
000080 8001		195+ INCR	TRM	FETCH	
		196	DC	AL.4(B), AL.12((FETCH-MCODE)/2)	
000082 0182		197+ SSTX	O, A, X, P	TOP OF STACK TO INDEX.	
		198 SSTX	ADDM	AL.1(0), AL.2(P), AL.3(0), AL.3(A), AL.3(0), AL.4(X)	
		200 SP0P	ADDM	FOUR, STK, MAR, R GET SECOND LEVEL OF STACK.	

PAGE 6

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0000084	3F00			201+SPOP	DC AL.1(0),AL.2(R),AL.3(FOUR),AL.3(STK),AL.3(0),AL.4(MAR)
		202		ADDW MDR,O,A,P	DC AND COPY TO REGISTER.
0000086	0403			203+	DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.4(A)
		204		TRM DECR	DC CHANGE STACK POINTER.
0000088	802C			205+	DC AL.4(B),AL.12((DECR-MCODE)/2)
000008A	0982			206 SADX	ADDW X,A,X,P
		207+	SADX	DC AL.1(0),AL.2(P),AL.3(X),AL.3(A),AL.3(0),AL.4(X)	
000008C	B042			208 SP0P	TRM SP0P AND POP.
		209+		DC AL.4(B),AL.12((SP0P-MCODE)/2)	
000008E	0992			210 SSBX	SUBW X,A,X,P SUBTRACT STACK FROM INDEX.
		211+	SSBX	DC AL.1(0),AL.2(P),AL.3(X),AL.3(A),AL.3(1),AL.4(X)	
0000090	8042			212 TRM	SP0P AND POP.
		213+		DC AL.4(B),AL.12((SP0P-MCODE)/2)	
0000092	0184			214 SRET	ADDW O,A,CC,P GATE STACK TO CC.
		215+	SRET	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(CC)	
0000094	8042			216 TRM	SP0P AND POP.
		217+		DC AL.4(B),AL.12((SP0P-MCODE)/2)	
0000096	2280			218 SLOAD	ADDW O,B,MAR,R GET OPERAND.
		219+	SLOAD	DC AL.1(0),AL.2(R),AL.3(0),AL.3(0),AL.4(MAR)	
0000098	0405			220 ADDW MDR,O,B,P	DC PLACE IN B.
		221+		DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(0),AL.4(B)	
000009A	0300			222 SLDI	ADDW O,STK,MAR,P STACK ADDRESS TO MEMORY.
		223+	SLDI	DC AL.1(0),AL.2(P),AL.3(STK),AL.3(0),AL.4(MAR)	
000009C	4181			224 ADDW O,A,MDR,W	DC WRITE TOP OF STACK.
		225+		DC AL.1(0),AL.2(W),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)	
000009E	0283			226 ADDW O,B,A,P	DC NEW TOP OF STACK TO A.
		227+		DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(A)	
00000A0	803F			228 TRM	DC INCR AND CHANGE STACK POINTER.
00000A2	0280			229+ ADDW O,B,MAR,P	DC ADDRESS TO MEMORY.
		230 SSTORE		DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(0),AL.4(MAR)	
00000A4	4181			232 ADDW O,A,MDR,W	DC WRITE TOP OF STACK IN STORE LOCATION.
		233+		DC AL.1(0),AL.2(W),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)	
00000A6	B042			234 TRM	SP0P AND POP.
		235+		DC AL.4(B),AL.12((SP0P-MCODE)/2)	
00000AB	0284			236 STRA	ADDW O,B,CC,P BRANCH ADDRESS TO CC.
		237+ STRA		DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(CC)	
00000AA	B001			238 TRM	FETCH
		239+		DC AL.4(B),AL.12((FETCH-MCODE)/2)	
00000AC	0181			240 STPL	ADDW O,A,MDR,P A TO MDR FOR TESTING.
		241+ STPL		DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(0),AL.4(MDR)	
00000AE	9054			242 TO STRA	DC TRANSFER IF POSITIVE.
		243+		DC AL.4(9),AL.12((STRA-MCODE)/2)	
00000B0	8001			244 TRM	FETCH
		245+		DC AL.4(B),AL.12((FETCH-MCODE)/2)	
00000B1	8001			246 STM1	ADUM O,A,MDR,P A TO MDR FOR TESTING.

PAGE 7

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
0000B2	0181	247+STM1		DC -	AL.1(0), AL.2(P), AL.3(0), AL.3(A), AL.3(0), AL.4(MDR)
		248		TO FETCH	
		249+		DC AL.4(9), AL.12((FETCH-MCODE)/2)	
		250		TRM STRA	STRAN TRANSFER IF NEGATIVE.
		251+		DC AL.4(8)* AL.12((STRA-MCODE)/2)	
0000B6	0054	252 SIZE		ADD MDR, P	O,A,MDR,P A TO MDR FOR TESTING.
		253+SIZE		DC AL.1(0), AL.2(P), AL.3(0), AL.3(A), AL.3(0), AL.4(MDR)	
		254		TMDR STRA	STRAN TRANSFER IF 0.
		255+		DC AL.4(12), AL.12((STRA-MCODE)/2)	
		256		TRM FETCH	AL.4(8), AL.12((FETCH-MCODE)/2)
		257+		DC AL.4(8), AL.12((FETCH-MCODE)/2)	
		258 STNZ		ADD MDR, P	O,A,MDR,P
		259+STNZ		DC AL.1(0), AL.2(P), AL.3(0), AL.3(A), AL.3(0), AL.4(MDR)	
		260		TMDR FETCH	AL.4(12), AL.12((FETCH-MCODE)/2)
		261+		DC AL.4(8), AL.12((STRA-MCODE)/2)	
		262		TRM STRA	STRAN TRANSFER IF NON-ZERO.
		263+		DC AL.4(8), AL.12((STRA-MCODE)/2)	
		264 SENTER		ADD MDR, P	O,B,MDR,P
		265+SENDER		DC AL.1(0), AL.2(P), AL.3(0), AL.3(B), AL.3(0), AL.4(MDR)	
		266		ADD M,CC,B,P	O,CC,B,P
		267+		DC AL.1(0), AL.2(P), AL.3(0), AL.3(CC), AL.3(0), AL.4(B)	
		268		ADD MDR,O,CC,P	
		269+		DC AL.1(0), AL.2(P), AL.3(MDR), AL.3(0), AL.3(0), AL.4(CC)	
		270		TRM SLDI	NOW PUT B ON TOP OF STACK.
		271+		DC AL.4(B), AL.12((SLDI-MCODE)/2)	FETCH WORD FROM MEMORY.
		272 SLDX		ADD M, B, MAR, R	AL.1(0), AL.2(R), AL.3(0), AL.3(B), AL.3(0), AL.4(MAR)
		273+SLDX		DC MDR,O,B,P	AND PLACE IN B. MEMORY.
		274		DC AL.1(0), AL.2(P), AL.3(MDR), AL.3(0), AL.3(0), AL.4(MDR)	
		275+		DC O,B,X,P	PLACE WORD IN INDEX.
		276 SLDXI		DC AL.1(0), AL.2(P), AL.3(0), AL.3(B), AL.3(0), AL.4(X)	
		277+SLDXI		TRM FETCH	ELSE TRANSFER.
		278		DC AL.4(B), AL.12((FETCH-MCODE)/2)	
		279+		ADD M, FOUR, X, P	INCREMENT X BY 4.
		280 SLOOP		DC AL.1(0), AL.2(P), AL.3(X), AL.3(FOUR), AL.3(0), AL.4(X)	
		281+SLOOP		ADD M, X, O, MDR, P	MOVE X TO MDR FOR TESTING.
		282		DC TMDR	LEFT SHIFT IF B IS POSITIVE.
		283+		DC AL.4(12), AL.12((FETCH-MCODE)/2)	
		284		TRM FETCH	IF 0, NO TRANSFER.
		285+		DC AL.4(8), AL.12((FETCH-MCODE)/2)	
		286		TRM STRA	
		287+		DC AL.4(B), AL.12((STRA-MCODE)/2)	
		288 SLS		ADD M, B, MDR, P	MOVE B TO MDR FOR TESTING.
		289+SLS		DC AL.1(0), AL.2(P), AL.3(0), AL.3(B), AL.3(0), AL.4(MDR)	
		290 JLS		T0 LEFT	
		291+JLS		DC AL.4(9), AL.12((LEFT-MCODE)/2)	
		292 REPRS		RS SHIFT ONE PLACE.	

PAGE B

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
00000E0	01E3			293+REPRS	DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(6),AL.4(A)
	294			ADDW MDR,ONE,MDR,P	DECRASE COUNT.
00000E2	0481	295+		DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(ONE),AL.3(0),AL.4(MDR)	
	296			TMDR FETCH	FINISHED SHIFTING.
	297+			DC AL.4(12),AL.12((FETCH-MCODE)/2)	
	298			TRM REPRS	REPEAT SHIFTING.
00000E4	C001	299+		DC AL.4(8),AL.12((REPRS-MCODE)/2)	
00000E6	8070	300	LEFT	TMDR FETCH	ZERO SHIFTS LEFT.
00000EB	C001	301	+LEFT	DC AL.4(12),AL.12((FETCH-MCODE)/2)	
	302			LS Q,A,A,P	SHIFT ONE PLACE.
00000EA	01F3	303+		DC AL.1(0),AL.2(P),AL.3(0),AL.3(A),AL.3(7),AL.4(A)	
	304			SUBM MDR,ONE,MDR,P	DECREASE COUNT.
	305+			DC AL.1(0),AL.2(P),AL.3(MDR),AL.3(ONE),AL.3(1),AL.4(MDR)	
	306			TRM LEFT	
	307+			DC AL.4(8),AL.12((LEFT-MCODE)/2)	
	308	SRS		SUBM O,B,MUR,P	MINUS COUNT TO MDR.
	309+	SRS		DC AL.1(0),AL.2(P),AL.3(0),AL.3(B),AL.3(1),AL.4(MDR)	
	310			TRM JLS	JOIN LEFT-SHIFT PROGRAM.
	311+			DC AL.4(8),AL.12((JLS-MCODE)/2)	
	312	STOP		ADDW 0,0,A,P	
	313+	STOP		DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(A)	
	314			ADDW 0,0,B,P	
	315+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(B)	
	316			ADDW 0,0,CC,P	
	317+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(CC)	
	318			ADDW 0,0,STK,P	
	319+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(STK)	
	320			ADDW 0,0,X,P	
	321+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(X)	
	322			ADDW 0,0,IR,P	
	323+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(IR)	
	324			ADDW 0,0,MDR,P	
	325+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(MDR)	
	326			ADDW 0,0,MAR,P	
	327+			DC AL.1(0),AL.2(P),AL.3(0),AL.3(0),AL.4(MAR)	
	328			DS OH	
	329	ILLORD		TOUMP	
	330+	ILLORD		DC AL.4(13),AL.12(0)	
	331	*****QU		DEFINITIONS OF S-REGISTER NAMES AS NUMBERS.	
	332	CSECT		OUTPUT BUS	
	333	*			
	334	MAR	EQU 0		
	335	MDR	EQU 1		
	336	X	EQU 2		
	337	A	EQU 3		
	338	CC	EQU 4		

PAGE 9

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STMT	SOURCE STATEMENT
000005		339	B	EQU	5
000006		340	STK	EQU	6
000007		341	IR	EQU	7
		342	*	MEMORY	CONTROL
		343	P	EQU	0
000000		344	R	EQU	1
000001		345	W	EQU	2
000002		346	ZERO	EQU	0
000000		347	FOUR	EQU	7
000007		348	MASK	EQU	2
000002		349	MFOUR	EQU	3
000003		350	ONE	EQU	1
000001		351	END		

#### CROSS-REFERENCE:

PAGE 2  
26 MAY 70

## CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES
SLS	1	0000DC	289	147
SNOT	1	000074	185	104
SDR	1	000068	173	100
SPOP	1	000084	201	116
SRET	1	000092	215	114
SRS	1	0000F0	309	149
SSBX	1	00008E	211	112
STORE	1	0000A2	231	127
SSTX	1	000082	199	108
SSUB	1	00005C	161	96
STK	1	000006	340	153
STM1	1	0000B2	247	133
STNZ	1	0000BE	259	137
STOP	1	0000F4	313	118
STPL	1	0000AC	241	131
STRA	1	0000A8	237	129
SIZE	1	0000B8	253	135
SXTS	1	000078	189	106
W	1	000002	345	191
X	1	000002	336	83
ZERO	1	000000	346	67

NO STATEMENTS FLAGGED IN THIS ASSEMBLY

## **APPENDIX D**

OS/360 ASSEMBLER

LEVEL=6 RELEASE=16JUL69 SYSTEM=MFT

DATE=26 MAY 70

TIME=14:37:47

DAY=TUESDAY

ASSEMBLER OPTIONS=ESD,RLD,LIST,LOAD,NODECK,NORENT,NOTEST,EXTIME=5,NOBATCH,UTBUFF=3,FULLXREF,INSTSET=0,  
LINECNT=46,NOEXECUTE,SPACE=MAX-2K.

## EXTERNAL SYMBOL DICTIONARY

PAGE 1

SYMBOL	TYPE	ID	ADDR	LENGTH	TD	ID
BEGINLPX	SD	01	0000000	0000044		
SIMULATR	ER	02				

26 MAY 70

PAGE 1

26 MAY 70

LOC	OBJECT CODE	ADDR1	ADDR2	STM	SOURCE STATEMENT
000000	47F0 F00E		0000E	1	BEGINLPX PRIME
000004	08			2+	BEGINLPX START 0
000005	C2C5C7C9D5D3D7E7			3+	B 14(0,15) BRANCH AROUND ID
000000	00			4+	DC AL1(8)
000006	90EC D00C	0000C		5+	DC CL8*BEGINLPX* IDENTIFIER
000012	05C0			6+	STM 14,12,12(13) SAVE REGISTERS
000014	1830			7+	BALR 12,0 CREATE BASE REGISTER
000016	1821			8+	USING *,12
000018				9+	LR 3,0 SAVE -0-
000018	4510 C00C			10+	LR 2,1 SAVE PARAMETER REGISTER
000018	4510 C00C	000020		11+	CNDP 0,4
00001C	0000004B			12+	BAL 1,*+8 BRANCH AROUND LENGTH
000020	5801 0000			13+	DC A(72) LENGTH
000024	0A0A			14+	L 0,0(1,0) LOAD LENGTH
000026	501D 0008			15+	SVC 10 ISSUE GETMAIN SVC
00002A	50D1 0004			16+	ST 1,8(13) STORE FORWARD POINTER
00002E	18D1			17+	ST 13,4(1) STORE BACKWARD POINTER
000030	1812			18+	LR 13,1 SET UP REGISTER FOR SAVE AREA
000032	1803			19+	LR 1,2 RESTORE PARAMETER REGISTER
000034	58F0 C02C			20+	LR 0,3 RESTORE -0-
000038	05EF			21	LR 15,=V(SIMULATR)
00003A	47F0 0000			22	BALR 14,15
				23	B 0
				24	END
				25	=V(SIMULATR)
000040	00000000				

PAGE 1

26 MAY 70

## CROSS-REFERENCE

SYMBOL	LEN	VALUE	DEFN	REFERENCES
BEGINLPX	1	000000	2	

## RELOCATION DICTIONARY

PAGE 1

POS-ID	REL-ID	FLAGS	ADDRESS
01	02	1C	000040

NO STATEMENTS FLAGGED IN THIS ASSEMBLY.

F128-LEVEL LINKAGE EDITOR OPTIONS SPECIFIED LIST,MAP,LET  
 VARIABLE OPTIONS USED - SIZE=(131072,28672)  
 INCLUDE SYSLIB(DRIVER1)  
 ENTRY DRIVER1

DEFAULT OPTION(S) USED

MODULE MAP

CONTROL SECTION	NAME	ORIGIN	LENGTH	ENTRY	NAME	LOCATION	NAME	LOCATION
	SIMULATOR	00	5BD					
	MEMORY	5C0	103C					
	MCCDE	1600	106					
	BEGINLPX	1708	44					
	DRIVER1	1750	2D8					
	HEXCON1 *	1A28	160					
	HEXCON2 *	1B88	150					
	PRINTBUF*	1CD8	2D8					
	\$PRIVATE	1FBO	00					

ENTRY ADDRESS	1750
TOTAL LENGTH	1FB0

\*\*\*\*\*GO      DOES NOT EXIST BUT HAS BEEN ADDED TO DATA SET









SIMULATION OF THE MICRO-PROGRAM OF THE S-MACHINE

by

JOE MING-HWA TIAO

B. A., Toyo University, Tokyo, Japan, 1964

M. A., Aoyama University, Tokyo, Japan, 1967

---

AN ABSTRACT OF A MASTER'S REPORT

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Statistics and Computer Science

KANSAS STATE UNIVERSITY  
Manhattan, Kansas

1970

It was the purpose of this study to introduce a portion of the S-machine language and to demonstrate how microprogramming techniques can be used to simulate this computer system.

The objectives of this study were:

- (1) To implement and test a computer program which would simulate the S-machine language.
- (2) To write and test programs in the assembler language of the S-machine, which had been implemented by using the macro facilities of the OS/360 assembler language.
- (3) To use the interpretation of the micro-program to simulate the execution of the S-machine instructions.
- (4) To write a simulator program which would act as an interpreter, to execute the micro-program, where the micro-program describes the action of the S-machine instructions.

The simulation of the S-machine was accomplished by means of a computer program divided into three separate segments; 1) the S-machine instruction segment 2) the micro-program segment and 3) the simulator segment. The macro-facilities of the IBM OS/360 assembler were utilized to assemble the three segments and when the segments were linked together at run time they simulated the S-machine.

The results of this study showed that when each S-machine instruction was executed the simulator interpreted the micro-program properly and the output was made by the macro assembler to trace and print out the contents of all registers in the data flow of the S-machine.