The Static and Dynamic Characterization of the MC68BCllA8's Analog to Digital Converter/

by<br>Jeffrey Charles Daniels B.S, Kansas State Oniversity, 1984

A MASTER'S THESIS
submitted in partial fulfillment of the requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas
1988

Approved by:


Major Professor
List of Figures ..... iii
List of Tables 2668
Acknowledgments
Allela 359 と6 ..... vii ..... viii
1.0 Introduction ..... 1
2.0 The Testing System ..... 3
3.0 Theory of Operation of the HCll's A/D ..... 9
Single Channel Operation ..... 12
Multiple Channel Operation ..... 13
Scan Control ..... 13
Using the A/D ..... 13
4.0 Static Testing of the HCll's A/D ..... 15
Testing Procedure ..... 15
Method 1 ..... 17
Method 2 ..... 18
Method 3 ..... 18
5.0 Static Testing Results ..... 20
Method 1 ..... 20
Method 2 ..... 24
Method 3 ..... 25
Conclusion ..... 47
6.0 Dynamic Testing of the HCll's A/D ..... 48
Testing Procedure ..... 50
Method 1 ..... 51
Method 2 ..... 53
7.0 Dynamic Testing Results of the HCll's A/D ..... 57
Method 1 ..... 58
Method 2 ..... 67
conclusion ..... 73
8.0 Summary and Recommendations ..... 74
Appendix A ..... A-1
Appendix $B$ ..... B-1
Appendix C ..... $\mathrm{C}-1$
References ..... R-1

## List of Figures

Figure 2-1. Static and Dynamic Testing Configuration . 4
Figure 2-2. Interface Board Configuration ..... 6
Figure 2-3. Precision Voltage Reference Circuit ..... 8
Figure 3-1. A/D Control/Status Register ..... 11
Figure 4-1. Static Testing System ..... 16
Figure 5-1. Transfer Functions of $A / D$ in four conversion, single input, input channel 1. Checking state of CCF bit ..... 21
Figure 5-2. Transfer Functions of A/D in four conversion, single input, input channel 1. Checking state of CCF bit ..... 22
Figure 5-3. Transfer Functions of four HClls in four conversion, single input, input channel 1. Checking state of CCF ..... 23
Figure 5-4. Transfer Functions of $A / D$ in four conversion, single input, input channel 1. Executing long delay ..... 26
Figure 5-5. Transfer Functions of $A / D$ in four conversion, single input, input channel 1. Executing long delay ..... 27
Figure 5-6. Total errors of the $A / D$ using the four conversion, single input, input channel 1 mode ..... 29
Figure 5-7. Total errors of the A/D using the four conversion, multiple input mode ..... 30
Figure 5-8. Total errors of the $A / D$ using the continuous conversion, single input, input channel 1 mode ..... 31
Figure 5-9. Total errors of the $A / D$ using the continuous conversion, multiple mode ..... 32
Figure 5-10. Differential non-linearity errors of the $A / D$ using the four conversion, single input, input channel 1 mode. ..... 34

Figure 5-1l. $\begin{aligned} & \text { Differential non-linearity errors } \\ & \text { of the A/D using the four conversion, } \\ & \text { multiple input mode . . . . . . . . } 35\end{aligned}$
Figure 5-12. Differential non-linearity errors of the $A / D$ using the continuous conversion, single input, input channel 1 mode 36

Figure 5-13. Differential non-linearity errors of the $A / D$ using the continuous conversion, multiple mode 37

Figure 5-14. Histogram integral non-linearity errors of the $A / D$ using the four conversion, single input, input channel 1 mode. 38

Figure 5-15. Histogram integral non-linearity errors of the $A / D$ using the four conversion, multiple input mode39

Figure 5-16. Histogram integral non-linearity errors of the $A / D$ using the continuous conversion, single input, input channel 1 mode40

Figure 5-17. Histogram integral non-linearity errors of the $A / D$ using the continuous conversion, multiple mode41

Figure 5-18. End Point integral non-linearity errors of the $A / D$ using the four conversion, single input, input channel 1 mode.43

Figure 5-19. End Point integral non-linearity errors of the $A / D$ using the four conversion, multiple input mode44

Figure 5-20. End Point integral non-linearity errors of the $A / D$ using the continuous conversion, single input, input channel 1 mode45

Figure 5-2l. End Point integral non-linearity errors of the $A / D$ using the continuous conversion, multiple mode 46

Figure 6-1. Dynamic Testing System . . . . . . . . 49
Figure 6-2. Harmonics of the DFT Window
1406.25 Hz sine wave sampled at 4000 Hz ..... 55
Figure 6-3. Spectrum for an ideal 8-bit A/D 1406.25 Hz sine wave sampled at 4000 Hz ..... 57
Figure 7-1. Histogram data and Differential non-linearity errors for $A / D$. Four conversion, single input, input channel 1. RC timer disabled ..... 59
Figure 7-2. Histogram data and Differential non-linearity errors for $A / D$. Four conversion, single input, input channel 1. RC timer enabled ..... 60
Figure 7-3. Histogram data and Differentialnon-linearity errors for $A / D$. Fourconversion, multiple input.RC timer disabled. . . . . . . . . . . . 61
Figure 7-4. Histogram data and Differential non-linearity errors for $A / D$. Four conversion, multiple input. RC timer enabled ..... 62
Figure 7-5. Histogram data and Differential non-linearity errors for $A / D$. Continuous-conversion, single input, input channel 1. RC timer disabled ..... 63
Figure 7-6. Histogram data and Differential non-linearity errors for $A / D$. Continuous-conversion, single input, input channel 1. RC timer enabled ..... 64
Figure 7-7. Histogram data and Differential non-linearity errors for $A / D$. Continuous-conversion, multiple input. RC timer disabled ..... 65
Figure 7-8. Histogram data and Differential non-linearity errors for $A / D$. Continuous-conversion, multiple input. RC timer enabled ..... 66
Figure 7-9. Fourier Transform Results of $A / D$. Four-conversion, single input, input channel 1 ..... 68
Figure 7-10. Fourier Transform Results of A/D. Four-conversion, multiple input ..... 69

Figure 7-11. Fourier Transform Results of $A / D$. Continuous-conversion, single input, input channel 1. . . . . . . . . . . 70

Figure 7-12. Fourier Transform Results of $A / D$. Continuous-conversion, multiple input . . 71

Figure $C-1$. Transfer function of an ideal 3-bit $A / D \quad C-1$

## List of Tables

Table 3-1. Analog to Digital Channel Assignments . . . 12
Table 6-1. Location of Harmonics in the Frequency window54

## Acknow ledgments

My gratitude goes to Motorola Semiconductor Group for funding this project and to the Department of Electrical and Computer Engineering for their patience and understanding to help the completion of this project come to an end. Special thanks goes to Dr. Lenhert for his guidance and prodding to get the spoken words down on paper in an understandable form. Most of all, $I$ would like to thank my parents for their teachings which gave me the will to make it though graduate school, my wife who gave me the reason why, and finally my son whose learning mind gave hope and promise for all good things to come.

## L. 0 Introduction

Automated test equipment for integrated circuit (IC) manufacturing in mass production applications is expensive to purchase and to maintain. This expense contributes to the proportionality between the cost of an IC and its testing time. As ICs become more complex, as with the case of microprocessors, it soon becomes cost prohibitive to test all combinations of inputs, outputs, and functions available.

Motorola has developed a fast, low power microcomputer, the MC68HCllA8 (HCll), which has an elaborate timer system, two serial communications interfaces, parallel input/output ( $I / O$ ) configurations, and a unique feature of a onboard 8 bit, successive approximation analog to digital converter (A/D) with sample and hold. ${ }^{1}$ The HCll has endless possibilities for control applications using its timer system, serial communication interfaces, $I / O$ configurations, and its eight bit A/D. One control application and a more in-depth description of the HCll is outlined in Draving ${ }^{4}$ where the HCll is used as a controller for low power, precision $A / D$ converters.

For an $A / D$ used in a critical application, extensive testing is necessary to ensure conversion results to be within the manufacturer's specifications. As stated by Doerfler ${ }^{2}$, testing of even low resolution $A / D s$ can take
several hours to complete. This presents a problem for Motorola. To keep the HCll at a competitive price, testing time must be kept to a minimum thus eliminating the possibility of extensive testing its A/D. The purpose of this thesis is to statically and dynamically characterize the HCll's $A / D$ and to present the testing procedures used in this characterization.

### 2.0 The Testing System

In order to test the HCll's $A / D$, a test system was developed consisting of a M68HCllevB evaluation board (EVB), an interface board, a Hewlett Packard (HP) 9845B computer with a parallel interface, an IBM PCXT equipped with a modified (pull up resistors on inputs and outputs) 24 bit Parallel Digital I/O Interface Model pIOl2 Metrabyte board, an HP 3878A digital voltage meter (DVM), an HP 3325A function generator, and an eighteen bit digital to analog converter (DAC) as shown in figure 2-1.

The EVB is a small, compact, low cost tool for development of HCll based target system equipment. ${ }^{5}$ This board provides host computer down loading capabilities which allows the use of a cross assembler running on an IBM PCXT, eight kilobytes ( 8 k ) of user RAM, 8 k of EPROM, and a monitor/debugging program called BUFFALO ( Bit Users Fast Friendly Aid to Logical operations ). The EVB provides access to all 52 pins of its HCll via a 60 conductor flat ribbon cable.

The EVB is well suited for the testing system in figure $2-1$ except for the lack of a bypass capacitor on the HCll's power and ground pins. This problem was corrected by the installation of a l0uF, tantalum capacitor across the HCll's $V_{D D}$ and $V_{S S}$ pins on the underside of the EvB board.


The interface board of the test system, shown in figure 2-2, provides buffering for the HCll's inputs and outputs, data latches, handshaking logic to the HP 9845B, a stable voltage reference for the $V_{R H}$ input, and a circuit to provide an external source for the HCll's EXTAL and XTAL pins to allow the user to lower the standard operating frequency of the EVB.

The buffers are used to protect the HCll from being overdriven thus causing possible damage. 74HC373 unidirectional 8 bit data latches were chosen for the buffers and also the data latches on the interface board. Used as buffers, the 74 HC373s were operated in transparent mode to allow the outputs to follow the inputs with no need for a clock input. The 74 HC 373 s used as data latches on the interface board used a pulse output from a pin (PA4) on the HCll's PORTA to set and hold the data to be read by the HP 9845B or IBM PCXT. Figure $2-2$ shows high and low byte data latches although the only use for the high byte is to establish $0^{\prime \prime}$ s on the top eight data lines on the GPIO interface.

The handshaking logic between the HCll and HF 9845B is a 7474 D flip flop with preset and clear inputs. The HCll waits until the flip flop is set before sending data to the HP 9845B by latching the data into the data latches with a pulse on PA4 and clearing the $D$ flip flop with a pulse on PA6. When a conversion result is latched into

the latches, PA4 also pulses the HP 9845 B to indicate valid data. When the HP 9845B wants data, it sets the flip flop and then waits for a pulse on its PFLG pin to accept the available data.

The handshaking method used with the IBM PCXT and the HCll is simpler than that used with the HP 9845B. When the HCll has data available, the conversion result is latched with a pulse being sent, via PA4, to the IBM PCXT. For the IBM PCXT to receive data, it waits for a pulse from the HCll, takes the data and then waits for another pulse.

The HP 3878A DVM is controlled by the HP 9845B via an HPIB interface and is used to measure voltages and return the results to the HP 9845 B for the analysis of testing results. The HP 3325A function generator is controlled manually by the user to provide a precision sine wave used as one of the analog inputs to the HCll's A/D. Also, an 18 bit DAC, built and tested to 16 bit linearity by Holdeman ${ }^{6}$, provides a ramp input to the HCll's A/D. A precision voltage reference shown in figure 2-3, provides a stable voltage of +5 volts to be used as the input of $\mathrm{V}_{\mathrm{RH}}$ pin on the HCll. Finally, the clock frequency of the EVB can be changed by changing a jumper on the EVB and placing a suitable crystal on the interface board.


### 3.0 Theory of Operation of the HCll's $\mathrm{ND}^{1}$

The $A / D$ provides ten inputs to the user, of which, eight are analog inputs (ANO - AN7) with two being dedicated for use as reference voltages ( $\mathrm{V}_{\mathrm{RL}}$ and $\mathrm{V}_{\mathrm{RH}}$ ). The voltage range for $V_{R L}$ and $V_{R H}$ is zero and five volts respectively. Motorola documentation states that the $A / D$ is ratiometric. This implies that an analog input equal to $\mathrm{V}_{\mathrm{RH}}$ converts to $\$ \mathrm{FF}$ (full scale) and an input equal to $\mathrm{V}_{\mathrm{RL}}$ converts to $\$ 00$, with no over or under flow indication.

The A/D is clocked by one of two sources, the HCll's E clock or an internal $R C$ oscillator. With the $E$ clock rate greater than 1 MHz , each $A / D$ conversion is accomplished in thirty two E clock cycles. For E clock rates less than 1 MHz , the $\mathrm{A} / \mathrm{D}$ is designed to be clocked by the internal $R C$ oscillator enabled by setting a bit (CSEL) in the OPTION register. The RC timer, when enabled, operates at about 1.5 MHz .

In a small period of time, 128 E clock cycles, the A/D can perform four conversions on user specified analog inputs, either ANO - AN3 or AN4 - AN7. The four conversion results are placed in four A/D Result Registers, ADRI through ADR4. The first conversion is placed in ADRI, the second in ADR2 and so on. The A/D conversion process is initiated by a write to the $A / D$ Control/Status Register (ADCTL) with valid results in ADRl in 32 e clock cycles,

ADR2 in 64, ADR3 in 96 , and ADR4 in 128. Each time a conversion is initiated, the $A / D$ system performs four conversions and then stops or continues depending upon its configuration.

Control of the inputs to the $A / D$ is determined by the configuration of the $A / D$ Control/Status Register (ADCTL). Figure 3-1 displays the ADCTL and its description.

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C C F$ | - | SCAN | MULT | CD | CC | CB | CA |

Bit 7,CCF Conversion Complete Flag - This bit is a read only status indicator that becomes set when all Result Registers contain valid results. When a conversion is initiated, by a write to ADCTL, this bit is cleared automatically and then becomes set when valid results are found in the Result Registers.

Bit 6, Not implemented. Reads as zero.
Bit 5, SCAN Continuous Scan Control - With this bit cleared, the $A / D$ performs four conversions and places the results in the Result Registers. When this bit is set, the A/D performs conversions in a round robin fashion with the Result Registers being updated as data becomes available.

Bit 4, MULT
Multiple Channel/Single Channel Control When this bit is cleared, the $A / D$ is configured to perform four consecutive conversions on a single input channel as specified by the four channel bits in the ADCTL, CA through CD (bits $0-3$ ). When this bit is set, the $A / D$ is configured to perform a conversion on each of four channels with each Result Register corresponding to one channel.

Bit 3,CD Channel Select D
Bit 2,CC Channel Select C
Bit l,CB Channel Select B
Bit $0, C A \quad$ Channel Select $A$ - These four bits select one of sixteen possible analog inputs to the $A / D$. of these sixteen, only eight are available to the user for external inputs. When the multiple input mode is selected, Bit 4 ,MULT is set, the two least significant bits, $C B$ and CA have no meaning because a group of four channels are each converted once with their results placed in the Result Registers. Table $3-1$ summarizes the input channels selected by the channel select bits.

Figure 3-1. A/D Control/Status Register (ADCTL)

| CD | CC | CB | CA | Channel Signal | ```Result in ADRx if MULT = 1``` |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | ANO | ADR1 |
| 0 | 0 | 0 | 1 | AN1 | ADR2 |
| 0 | 0 | 1 | 0 | AN2 | ADR3 |
| 0 | 0 | 1 | 1 | AN3 | ADR4 |
| 0 | 1 | 0 | 0 | AN4 | ADR1 |
| 0 | 1 | 0 | 1 | AN5 | ADR2 |
| 0 | 1 | 1 | 0 | AN6 | ADR3 |
| 0 | 1 | 1 | 1 | AN7 | ADR4 |
| 1 | 0 | 0 | 0 | Reserved | ADR1 |
| 1 | 0 | 0 | 1 | Reserved | ADR2 |
| 1 | 0 | 1 | 0 | Reserved | ADR3 |
| 1 | 0 | 1 | 1 | Reserved | ADR4 |
| 1 | 1 | 0 | 0 |  | ADR1 |
| 1 | 1 | 0 | 1 | $\mathrm{V}_{\text {RL }}$ Pin | ADR2 |
| 1 | 1 | 1 | 0 | $\mathrm{V}_{\mathrm{RH}} / 2$ | ADR3 |
| 1 | 1 | 1 | 1 | Reserved | ADR4 |

Table 3-1. Analog to Digital Channel Assignments

By analyzing Table $3-1$, it appears that the $A / D$ system has sixteen inputs with four control lines. Actually, the $A / D$ does have sixteen analog inputs of which only eight are user inputs. The last four shown in Table 3-1 are internal reference points with the prior four being reserved for future use.

Single Channel Operation
Single channel operation is accomplished by clearing bit 4 of the ADCTL. This configuration causes the $A / D$ to perform four conversions of a single input channel selected by the four Channel Select bits ( $C D-C A$ ) and place the results in the four Results Registers.

Multiple Channel Operation
Multiple channel operation is accomplished by setting bit 4 of the ADCTL. This configuration causes the $A / D$ to perform four conversions of the group of four input channels selected by the Channel select bits $C D$ and $C C$. In this configuration the Channel select bits $C B$ and $C A$ have no meaning.

## Scan Control

The Scan configuration refers to how many $A / D$ conversions are performed after a write to the ADCTL. By clearing bit 5 of the $A D C T L$, the $A / D$ is configured to perform four conversions and then stop all activity. With bit 5 set, the $A / D$ performs conversions continually with new conversion results being placed in the Result Registers as they become available.

## Using the $A / D$

To use the $A / D$ converter, it must be supplied power. This power up procedure is accomplished by setting bit 7 of the OPTION Register. To set up a mode of operation for the $A / D$ and to initiate a conversion, a write to the ADCTL is necessary. After a period of time, two methods are possible to ensure that valid results are found in the Result Registers. If E clock frequencies are greater than 1 MHz and the RC oscillator is not enabled, the user can just execute a delay loop until 128 E clock cycles have passed. This, according to Motorola specifications, is
the time required for all Result Registers to contain valid results. Also, once the conversion is initiated, a loop that checks the CCF bit and exits on its high state will ensure valid conversion results exist. If the $A / D$ is clocked by the $R C$ oscillator, regardless of $E$ clock frequency, the method for checking for valid results is the bit test of the CCF or with a very long delay loop ( > 128 microseconds ).

### 4.0 Static Testing of the ECll's $\mathbb{N} / \mathrm{D}$

The system configuration used to test the HCll's $A / D$ with static inputs is shown in figure 4-1. The basic procedure for most static testing methods has the HP9845B tell the 18 bit DAC to setup a constant output voltage to the interface board, have the DVM measure the voltage and return the result, and finally tell the HCll to perform an $A / D$ conversion and return the result. This loop continues until the amount of data desired is collected. Finally, the calculation of errors is performed on the HP9845B and then plotted if desired. The software for all three static testing methods for the HP9845B and HCll are shown in Appendix A.

## Testing Procedure

Three preliminary testing methods for static analog input conditions were developed and used in obtaining data presented in this thesis. These procedures were repeated in different operational modes of the HCll's $A / D$ and at different E clock frequencies.

A mode of operation is defined as the byte, in Hex, which is written to the ADCTL to initiate an $A / D$ conversion. Four mode combinations were used in collecting data for this thesis. The modes are:
four-conversion, single input, input channel 1 (01), four-conversion, multiple input (10), continuous-conversion, single input, input channel 1 (21), continuous-conversion, multiple input (31).

For example, a four-conversion, single input, input

Pigure 4-1. Static Testing System
channel 1 (01) mode, configures the $A / D$ system to convert the analog signal found at ANl four times and place the results in the Result Registers (ADRI - ADR4). With fourconversion, multiple input (10), as the mode, the $A / D$ system converts the analog signal at ANO with the result being placed in ADR1, the conversion of AN1 in ADR2, AN2 in ADR3, and AN3 in ADR4. The two other modes used in testing, continuous-conversion, single input, input channel 1 (21) and continuous-conversion, multiple input (31), are similar to the 01 and 10 modes except that the A/D is configured to perform continuous conversions. Note that when multiple inputs are configured, the input channel is not specified in the description. These different modes are each used in the three methods used in static testing the $A / D$.

## Method 1

This method uses a user specified mode for the HCll's A/D. The HCll receives a signal from the HP, starts a conversion, waits until the CCF bit is set and then outputs the four Result Registers through the interface board to the $H P$ for display purposes. The input signal used for this test was $\mathrm{V}_{\mathrm{RH}}$, +5 volts. The HP reads the DVM, signals the HCll, and then reads in four conversion results which are then displayed on the screen along with the DVM reading. This test continues until the user aborts it.

This method is very similar to Method l, except for the testing of the CCF. This method executes a long delay loop after a conversion is initiated. When the delay loop is completed, the HCll transfers the contents of the Result Registers to the HP for screen display.

Method 3
This method consists of using a static histogram testing procedure developed by Doerfler. ${ }^{2}$ This method uses the HP9845B to control an 18 bit Digital to Analog Converter (DAC), a precision digital voltage meter (DVM) along with receiving data from the HCll. The basic theory of this method is to increment the 18 bit DAC by one fourth of an HCll least significant bit (LSB). Which is:

$$
\mathrm{LSB}=\left(\mathrm{V}_{\mathrm{RH}}-\mathrm{V}_{\mathrm{RL}}\right) / 2 * * \text { Resolution }
$$

where: $\quad \begin{aligned} & V_{R H} \text { is the high reference voltage } \\ & V_{R L} \text { is the low reference voltage }\end{aligned}$
Resolution is the number of bits of the $A / D$ converter.

For testing methods used in collecting data, an LSB for the HCll equals 19.53 mV .

At each step of the 18 bit DAC, ten $A / D$ conversions are performed with the conversion results used to construct a histogram. From this histogram, differential and integral non-linearity errors are estimated. Along with the histogram data, DVM readings are taken at each step to be used to calculate total errors. Offset and gain errors are calculated by a method that uses end point
transitions. ${ }^{3}$ These transitions are used to calculate the siope of the transfer function of the $A / D$. Also, this slope is used to adjust the DVM readings to remove gain and offset errors. Using the adjusted DVM readings, integral non-linearity errors are then calculated at the transition points of the $A / D$. Further explanation of this end point transition method is provided in Appendix $C$. Finally, a search of the data files is performed to find missing codes and non-monotonic behavior.

Of the two possible methods for checking for valid data in the Results Registers, checking the CCF bit and executing a sufficiently long delay, the data produced for this thesis for method 3 uses the check of the CCF bit to indicate when a conversion is complete.

### 5.0 Static Testing Results

Exhaustive static testing of all the HClls acquired has not been completed at this time, but several HClls from different lots, from the mask B96D, have undergone the tests previously described. In the analysis that follows, errors of the HCll's $A / D$ will usually be described in terms of an LSB.

Method 1
This method has the $H C l l$ initiate an $A / D$ conversion, checks for the high state of the CCF bit, and then outputs the contents of the Result Registers to the HP for display. The E clock frequency for this method was 2 MHz and the input voltage was $\mathrm{V}_{\mathrm{RH}},+5$ volts. Four HClls, provided by Motorola, were tested, and each produced similar results.

With the RC timer disabled, using the two, fourconversion modes ( 01 and 10 ), Result Register three showed errors in the range of 20 to 60 LSBs with the other Result Registers having the expected result of 255 . The transfer functions of the $A / D$ reading from the four Result Registers of the four-conversion, single input, input channel 1 (01) mode are shown in Figure 5-1 for a 2 MHz E clock and Figure 5-2 for a 500 kHz E clock. Readings from Result Register 3 from four other HClls are shown in Figure 5-3. These figures clearly show the error in Result Register 3 in the form of a D. offset in the





[^0]transfer function of heil foc






input channel when the analog input is sampled for the conversion for Result Register 3 which varies for different HClls. Also, as seen from comparing Figures 5-l and 5-2, the D.C. offset becomes slightly smaller for lower E clock frequencies.

Continuous-conversion modes (21 and 31), had a solid 255 for Result Registers 1 and 3 but 2 and 4 displayed an erratic nature between 255 and a result ranging from 33 to 55 LSBs lower depending on which chip was tested. Also, there appeared to be no correlation in the errors between 2 and 4.

With the RC timer enabled, every mode tested displayed at least 1 or 2 LSBs of noise on all Result Registers. Large noise spikes were present but occurred only every few seconds. The Result Registers with the large noise spikes varied with different HClls.

## Method 2

This method, similar to method 1, executes a long delay after a conversion is started and then outputs four conversion results to the HP. The length used for the delay was 450 clock cycles. This length, according to specifications is over 3.5 times the length needed for Result Registers to contain valid results. For this method the E clock frequency was 2 MHz and 500 kHz with testing performed on several HClls.

When the RC timer is disabled, the two, fourconversion modes (01 and 10 ), produced errors in Result Register 2 ranging from 12 to 72 LSBs depending on which chip was tested with the other Result Registers having the desired result of 255. The transfer functions of the $A / D$ reading from the four Result Registers of the fourconversion, single input, input channel 1 (Ol) mode are shown in Figure $5-4$ for a 2 MHz E clock and a 500 kHz E clock in Figure 5-5. These figures clearly show the error in Result Register 2 in the form of a D. C. offset that decreases slightly with E clock rates in the input channel when the analog input is sampled for the conversion for Result Register 2. In continuous-conversion modes $(21$ and 31), Result Registers 2 and 4 displayed a toggling action between 255 and a value between 183 and 236 with each HCll being a different value.

With the RC timer enabled, noise was apparent on all outputs of at least 1 LSB with large noise spikes of up to 80 LSBs occurring occasionally in all modes with each HCll having different characteristics.

## Method 3

This method determines total errors using a ramp input, differential and integral non-linearity errors using a histogram procedure ${ }^{2}$, integral non-linearity errors, gain, and offset errors using an end point procedure ${ }^{3}$ and also the number of missing codes and occur-




rences of non-monotonic behavior. This method was tested on one HCll with an E clock frequency of 2 MHz and 500 kHz with the RC timer enabled and disabled. Four $A / D$ mode combinations used to test the $A / D$ and produce the plots in Figures 5-6 through 5-21 were:
four-conversion, single input, input channel 1 (01), four-conversion, multiple input (10).
continuous-conversion, single input, input channel 1 (21), and continuous-conversion, multiple input (31).

Each figure contains plots of a single $A / D$ mode configuration with the left plots corresponding to 2 MHz E clock rates and the right a frequency of 500 kHz . The only difference in the $A / D$ configuration for top and bottom plots in each figure, is the RC timer is enabled in bottom plots and disabled in top plots.

Total errors for the output of the $A / D$ are shown in figures 5-6, 5-7, 5-8, and 5-9. The top plots (RC timer disabled) in these figures are all very similar in showing an offset of approximately -1 LSBs. The bottom plots (RC timer enabled) show an extreme presence of conversion result errors caused by the $R C$ timer. These errors have magnitudes in excess of + or - 4 LSBs in some instances. The left plots, an $E$ clock rate of 2 MHz , display larger total errors than the right plots, an E clock rate of 500 kHz. These factors imply that the magnitude of total errors has a strong correlation with increasing $E$ clock rates and also whether the $R C$ timer is enabled.



STATIC TEST OF HCII ADC


'UOTsieauod inoy eप7 6ufsn $0 / v$
Jat 11 JH to 1531 JIIH15


 multiple input mode. Pigure $5-7$.
STAIIC TEST OF HCII RDC





 using the continuous conversion.
multiple mode.
Plare 5
STRTIC TEST OF HCII ADC
5781510


The number of occurrences of non-monotonic behavior was found by searching the total error data files. With the RC timer disabled (top plots), the number of occurrences of non-monotonic behavior was less than three in 1024 points using a ramp input between between 0 and 5 volts. With the RC timer enabled (bottom plots), nonmonotonic behavior was apparent well over 300 times in 1024 points between 0 and 5 volts. This increase in nonmonotonic behavior with the RC timer enabled over when the RC timer is disabled indicates the RC timer causes errors to occur in conversion results.

Histogram differential and integral non-linearity errors are shown in Figures 5-10 through 5-17. The top plots (RC timer disabled), the bottom plots (RC timer enabled), the left plots ( 2 MHz E clock), and the right plots ( 500 kHz E clock) show errors that fall well within Motorola specifications with only a slight increase in errors with the RC timer enabled and with higher E clock frequencies. However, it should be noted that the histogram procedure uses many data points in differential and integral non-linearity error calculations. Using many data points causes the noise to be averaged out, thus allowing the test to be of the actual $A / D$ transition points. These eight figures (5-10 through 5-17), show that the $A / D$ has transition points within specifications
STATIC TEST OF HCII ADC






the

using



JOU IIJH JO 1531 JIIHLS


\section*{STATIC TEST OF HCII ADC} | Jefracy c. bmilcls |
| :--- |
| comients |
| crime comind |



 Bar. illon me_oure B.o.

*
the
1 mode. тәuиечь 7ndut
 7ndup otbuts 'uoṭsiənuos snonuffuos Ocieber is, ise7
JCFFREYC. BEHIELS








STATIC TEST OF HCII ADC


STATIC TEST OF HCII ADC

Pigure 5-14. Mis outhan integral non-linearity errors of the $A / D$ using
the four conversion, single input, input channel 1 mode.


JOG IIJH to 1531 गIIGIS



static test of hCil hac
JOU 11 IJH 1531 JIIU1S
STRTIC TEST OF HCII RDC

but these tests show no presence of errors found in other static tests.

No missing codes, checked by searching the histogram data for a bin count of zero, were found in any $A / D$ configuration modes regardless of whether the RC timer was enabled or disabled.

The end point integral non-linearity errors are shown in Figures 5-18 through 5-21. With the RC timer disabled (top plots), these errors fell well within specifications but it must be noted that gain and offset errors had been removed prior to error calculation. Again, a slight decrease in errors is seen with a decrease in frequency. Due to reasons discussed in Appendix C, Data for end point integral non-linearity with the RC timer enabled was not taken at this time.

Figure 5-18. End Point integral non-linearity errors of the $\mathbb{A} D$ using the four conversion, single input, input channel 1 mode.
STATIC TEST OF HCII ADC



STRTIC TEST OF HC:I RUC

Figure 5-20.
STATIC TEST OF HCII RDC


STATIC TEST OF HCII RDC


Figure 5-21. End Point integral non-linearity errors of the $A / D$ using the continuous conversion, multiple mode.

## conclusion

Method 1 , checking the CCF bit for the end of conversion, led to the discovery of large offset error in the results obtained from Result Register 3. Method 2, executing a large delay loop to allow the $A / D$ conversions to be completed, displayed a large offset in Result Register 2. The magnitude of the offset in Methods 1 and 2 was different in each HCll tested and decreased as the frequency was decreased. This pattern sensitivity can be verified by using two programs that are provided in Appendix A. These programs perform a quick check of conversion results with a logic probe or logic analyzer. They were written to eliminate the need for an elaborate testing setup for quick testing of the $A / D$. Using Method 3, total error calculations indicated the constant presence of small offsets, -1 LSB , and extreme conversion result errors when the RC timer was enabled. Also, Method $3^{\prime}$ s histogram procedure, which averages out noise, yielded results showing that the transition point errors of the A/D were well within Motorola specifications.

### 6.0 Dynamic Testing of the HCll's $A D$

Testing an $A / D$ with varying, dynamic, inputs is an excellent way to help characterize an $A / D^{\prime} s$ actual performance in real world situations. The system configuration used to test the HCll's $A / D$ with dynamic inputs is shown in figure 6-1. The basic testing procedure for most dynamic testing methods is to have the HCll perform equally spaced $A / D$ conversions on a precision sine wave. A conversion is performed, the result written to PORTB of the HCll, a pulse is sent to the IBM PCXT and then the loop is repeated. The IBM PCXT waits for a pulse, reads the data and then waits for another pulse. The IBM continues to receive data until the desired number of results is acquired. Finally, missing code existence and errors in the form of integral and differential nonlinearity are calculated and then plotted. The software for IBM PCXT and the HCll are shown in Appendix B.

The precision sine wave used in dynamic testing is generated from an HP3325A function generator. With a signal to noise ratio in excess of 60 dB , the HP3325A provides waveforms with adequate spectral purity when considering the eight bit resolution of the HCll's A/D.

The sampling frequency used in dynamic testing methods was desired to be as fast as the HCll could perform $A / D$ conversions. The HCll can theoretically

perform conversions in excess of 62 kilohertz (kHz). However, due to the architecture of the IBM PCXT and its compatibles, the maximum sampling rate without missing results was determined through trial and error to be slightly larger than 4 kHz . Therefore, a sampling rate of 4 kHz was chosen.

The frequency for the sine wave to be sampled was chosen to 1406 Hz because the FFT procedure works best when an integral number of periods of the input signal are present in the number of samples taken.

## Testing Procedure

Two testing methods were used to evaluate the dynamic performance of the HCll's $A / D$. These methods, developed by Doerfler ${ }^{2}$, use a histogram procedure to find missing codes and to estimate differential non-linearity errors and a fast fourier transform (FFT) procedure to estimate integral non-linearity errors and to give an indication of overall system noise. These methods were tested on several HClls at different $E$ clock frequencies and with the $A / D$ in four different modes of operation. These modes are:
four-conversion, single input, input channel 1 (01)
four-conversion, multiple input (10)
continuous-conversion, single input, input channel 1 (21) and
continuous-conversion, multiple input (31).
Also, each mode of operation and $E$ clock frequency was tested with the RC timer enabled and disabled.

## Method 1

Method 1 consists of using a histogram procedure developed by Doerfler ${ }^{2}$. Briefly, this procedure uses a large number of data points to produce an estimate of differential non-linearity errors and to find missing codes. The data points are used to construct a histogram from which a cumulative histogram procedure is used to estimate the $A / D^{\prime} s$ transition points. The transition point estimates now can be used to calculate differential non-linearity errors. Finally, a search of the histogram data files for bins with a count of zero determines where, if any, the missing codes occur.

For this method to produce meaningful estimates of differential non-linearity errors, enough data points must be collected to ensure that a proper distribution is obtained in the histogram. The minimum number of data points, npts, needed for $B$ bit precision and 100 (1-a) percent confidence is given by ${ }^{2}$

$$
\text { npts }=-\frac{\mathrm{Z}}{-2 / 2^{2}} \frac{\mathrm{pi} 2^{\mathrm{N}-1}}{\mathrm{~B}^{2}}
$$

where $Z a / 2$ is found in a standard normal distribution table, and $N$ is the resolution of the $A / D$ converter. For example, for an 8-bit $A / D$, the $n$ umber of data points required to estimate the differential non-linearity error
to within 0.1 bit with a $99 \%$ confidence requires 265600 samples.

Missing codes, found by searching the histogram data files for bins with a count of zero, are determined with the same accuracy and confidence level as differential non-linearity errors.

To properly produce the distribution of a sine wave in the histogram data, a sufficient number of points must be collected and also the sine wave must have the proper amplitude and offset. For the HCll's 8-bit A/D with 0 and +5 volt reference voltages, the input sine wave must have a 2.5 volt d.c. offset and a peak to peak amplitude of slightly larger than the reference voltage (i.e. 5.05 volts). This voltage ensures that all $A / D$ codes have a chance to be exercised including the end bins. Ideally this method can be used to calculate the size of an offset if it is present. This becomes a problem because it requires that the input sine wave be exactly centered about the offset of 2.5 volts used in testing the HCll's A/D. Therefore the exact calculation of the offset present will not be performed but the differences in the offset between different operational modes and E clock frequencies can be observed because all of the data was collected in one period of time.

An important characteristic to keep in mind about this method is that the formation of a histogram causes
noise to be averaged out and become non-detectable. With the noise averaged out, the test results of the transition points are free from the influence of noise in the system.

## Method 2

Method 2, also developed by Doerfler ${ }^{2}$, uses a fast fourier transform (FFT) procedure to estimate integral non-linearity errors and also give an indication to overall system noise. Briefly, this method uses a power of 2 , equally spaced data points $(4096)$ of a spectrally pure sine wave. The data points are windowed with a Von Hann window to help eliminate spectral leakage and then an FFT is performed with the resulting spectrum being plotted. Integral non-linearity errors appear as harmonics of the fundamental frequency, the frequency of the input sine wave. These harmonics are aliased into the frequency window which is one half the sampling frequency. Further considerations for this method include an overall indication of overall system noise by raising the noise floor in the FFT output spectrum.

The harmonics of the fundamental frequency are folded back into the frequency window due to aliasing. In order to show exactly where they appear, a software simulation was performed. A 1406.25 Hz sine wave and its first eight harmonics were sampled at 4000 Hz with the amplitude of each harmonic being reduced by 20 dB to make it possible to detect the respective harmonic in frequency window.

The fractional input frequency was chosen for simulation purposes to ensure that the samples produced contained an integral number of periods in the number of points taken. Also, care must be taken in choosing the sampling frequency and the frequency of the input sine wave so that the harmonics are not aliased into the peak of the fundamental frequency, thus becoming undetectable. The results of this simulation are shown in figure 6-2 with the exact frequencies tabulated in table 6-1.

| Harmonic | Frequency (in Hertz) |
| :---: | :---: |
| 0 | 1406.25 |
| 1 | 1187.5 |
| 2 | 218.75 |
| 3 | 1625.0 |
| 4 | 968.75 |
| 5 | 437.5 |
| 6 | 1843.75 |
| 7 | 750.0 |
| 8 | 656.25 |

Table 6-1. Location of Harmonics in the Frequency window

The dynamic range of an $N$-bit converter is known to be ${ }^{2}$ dynamic range $=20 \log _{10}\left(2^{N}\right)=6.02 \mathrm{~N} \mathrm{~dB}$.
This equation implies that if the amplitude of the highest harmonic is less than $6.02 N$, then the integral nonlinearity is less than 1 LSB. Also, the number of bits of integral linearity can be calculated by dividing the amplitude of the highest harmonic by 6.02 .


To determine the noise floor of a perfect 8-bit A/D sampling a 1406.25 sine wave at 4000 Hz , another software simulation was performed. The spectrum produced is shown in figure 6-3 and will be used in the analysis of this method's results obtained from the HCll's A/D.

The amplitude of the input sine wave for testing using Method 2 was a peak to peak voltage of 4.8 volts with a offset of 2.5 volts. The 4.8 volt input was used to eliminate the possibility of clipping which causes frequencies to appear in the output spectrum that actually do not exist.


### 1.0 Dynamic Testing Results of the ECll's $N / D$

Due to time limitations, the dynamic testing of all HClls acquired has not been completed at this time but one HCll with the number $1-3$ has been tested with the two methods described in chapter 6 in all possible modes and $E$ clock frequencies both with, and without the RC timer. Method 1

Method 1 , consisting of constructing a histogram using many data points to find missing codes and to produce a cumulative histogram to calculate differential non-linearity errors at the $A / D^{\prime} s$ transition points was performed on one HCll at four $A / D$ operational modes and at two $E$ clock frequencies. The plots for these tests are shown in figures $7-1$ to $7-8$ with the top plots from data with a 2 MHz E clock and the bottom plots from a 500 kHz E clock.

For all different operational modes of the HCll's $A / D$ the Histogram Data plots with the RC timer disabled with a 2 MHz E clock frequency indicates the presence of a small offset because the number of data points in the last bin in the histogram is very small in comparison to other plots with the $R C$ timer enabled at a 2 MHz E clock (top plots) and at an $E$ clock frequency of 500 kHz (bottom plots).

Differential non-linearity errors are well within Motorola specifications in most combinations of




 Pigure 7-4. Histogram data and Differential non-linearity errors for $A$.
Four conversion, multiple input. RC timer enabled.



aDC output coas





edse cifdeeuti-uou teqquededtio
 Pigure 7-5. $\begin{aligned} & \text { Histogram data and Differential non-linearity errors for } A / D . \\ & \\ & \text { Continuous-conversion, single input, input channel } 1 .\end{aligned} \quad . \quad$ (imer disabled.








No.
Histogram Test of HC11 ADC

adC output code
istogram data and Differential non-linearity errors for Continuous-conversion, multiple input. $\quad$ CC timer enabled.
Pigure 7-8.
operational modes, E clock frequencies, and with the RC timer enabled and disabled except for continuous conversion modes at an E clock frequency of 2 Mhz (top plots) with the RC timer enabled. This exception is shown in figures 7-6 and 7-8. In all cases, the differential nonlinearity errors increase in magnitude with an increase in frequency.

No missing codes were found in the histogram data files for any combination of $A / D$ operational mode and $E$ clock frequency with or without the RC timer enabled or disabled.

Method 2
Integral non-linearity errors, calculated to within one LSB from the harmonics in output FFT spectrum are shown in figures 7-9 to 7-12 with the RC timer enabled in the bottom plots and the 2 MHz Elock results on the left. Also, an indication of system noise can be observed as well.

Integral non-linearity errors seem to be within Motorola specifications in all combinations of $A / D$ operational modes, $E$ clock frequencies, and with the $R C$ timer enabled and disabled except for the continuous-conversion, multiple input mode at a 2 MHz E clock frequency with the RC timer enabled, figure 7-12.




Four-conversion, multiple input.




Overall system noise, indicated by the raising of the noise floor in comparison of an ideal 8-bit $A / D$, figure 63 is not apparent except in results obtained with the RC timer enabled at a 2 MHz E clock frequency.

## Conclusion

Although no missing codes were found in any histogram test performed, small offsets were apparent in histogram plots with E clock frequencies of 2 MHz with the RC timer disabled. Differential non-linearity errors, with noise averaged out, are very small and within specifications except in the case of continuous-conversion modes with an E clock frequency of 2 MHz with the RC timer enabled. Integral non-linearity errors are within specifications except for results with the RC timer enabled at 2 MHz E clock frequencies. Overall system noise is apparent in all configurations at 2 MHz E clock rates with the RC timer enabled.

### 8.0 Summary and Recommendations

Static and dynamic testing of the HClls for this thesis indicates the possibility of the 日Cll's A/D operating within specifications in future mask releases if the problems found during testing are corrected. In all cases of static testing, when noise and offsets are removed from the conversion results, the $A / D$ falls within specifications for differential and integral non-linearity errors. In dynamic testing, all errors discovered had been previously found using static tests indicating the HCll's A/D has no large scale dynamic sensitivities. This indicates that dynamic testing need not be included in production floor testing of the HCll's A/D for this mask. If mask changes occur in the future, a dynamic characterization should be performed with several HClls to ensure that dynamic sensitivities are not introduced with the mask change. Again, if dynamic sensitivities are not found in the newer mask, then dynamic testing need not be performed on the production floor.

The most informative test presented in this thesis was the total error determination in Method 3 of the static testing procedure. This test consists of using 1024 step, ramp input between 0 and +5 volts. Using a precision digital voltage meter, each step voltage was measured and then compared with the HCll's $A / D$ conversion to yield the total errors in conversion results. This
test gave indications of no missing codes, non-monotonic behavior, constant offsets, and the presence of RC timer induced errors.

Two programs that give indications of noise and pattern sensitivities are provided in Appendix A. These programs eliminate the need of an elaborate testing setup and require only a logic probe or logic analyzer.

Further testing recommendations for the HCll's A/D are to isolate the pattern sensitivity between Method 1 and Method 2 of the Static Testing Procedure, find the source of the constant offset found in Method 3 of the Static Procedure, and determine the cause of $R C$ timer induced errors found in most testing methods used in this thesis. Due to the lack of wafer level testing facilities at this university, Motorola should probe the HCl at the wafer level to find the source of the pattern sensitivities, the constant offsets, and the $R C$ timer induced errors found in testing methods used in this thesis.

Appendix A

```
SOURCE FILE: qkccfck.src
DESCRIPTION: This program provides a quick
    check of the fCll's A/D
conversion process using a check
of the CCF bit to ensure valid
results are in the Result
Registers. The user needs to
provide the following inputs
prior to execution.
    Location in
    RAM
    00 Hex the configuration of
                the A/D that is
                written to the ADCTL.
            01-02 Hex the address of the
                Result Register to be
                    checked.
            VRH
                                    a precision 5 volt
                                    reference.
                VRL
                    tied to ground.
    Also, the user must supply an
        analog input to be converted if
        the A/D is configured to convert
        an external input.
        The result of the conversion is
        written to PORTB and can be
        checked using a logic probe.
        The RC timer can be enabled to
        clock the A/D system by changing
        the instruction
            oraa $$80
            to
                                oraa $$c0.
            This program continually
        executes until the user aborts
        it.
ADTHOR: Jeffrey C. Daniels 9-3-87
        Kansas State University
```

| PORTB | equ \$1004 | PORTB address |
| :---: | :---: | :---: |
|  | org \$c000 |  |
|  | $\begin{array}{ll} \text { ldaa } & \$ 1039 \\ \text { oraa } & \$ 80 \\ \text { staa } & \$ 1039 \end{array}$ | Power up A/D system. RC timer off. |
| * | 1dx \$01 | Have index register point to the Result Register of choice. |
| CONVRT | $\begin{aligned} & \text { Idaa } \$ 00 \\ & \text { staa } \$ 1030 \end{aligned}$ | Initiate conversion. |
| CHECK | $\begin{aligned} & \text { ldab } \$ 1030 \\ & \text { bpl CHECK } \end{aligned}$ | Check to see if conversion in done. |
|  | Idaa $0, X$ <br> staa PORTB | Load result. <br> Store result to PORTB. |
|  | bra CONVRT | Do another conversion. |



```
PORIB equ $1004 PORTB address
DELAY equ }7
    Org $c000
    ldaa $1039 Power up A/D system.
    oraa $$80 RC timer off.
    staa $1039
    ldy $0l Have index register point to
        the Result Register of choice.
CONVRT ldaa $00 Initiate conversion.
    staa $1030
    ldx #DELAY Wait 450 clock cycles.
LOOP dex
    bne LOOP
    ldaa 0,Y Load result.
    staa PORTB Store result to PORTB.
    bra CONVRT Do another conversion.
```

```
***********************************************
Source file: ckcc£4.src
This program was written to statically
test the HCll microprocessor.
RC oscillator is disabled.
Place ADC conversion mode in location 00
before running the program.
8-11-87
Jeffrey C. Daniels
Revisions: 8-11-87 Created from stget4.src.
*
```

ADRO EQU $\$ 1031$
PORTB EQU \$1004
RESPTR EQU \$0001

ORG $\$ \mathbf{C O} 00$
LDY $\$ \$ 1000$ Point to port A.
BCLR 0,Y $\$ 40$ Clear flip flop. BSET O,Y \$40

CLR \$1004 Clear PORT B BSET 0,Y $\$ 20$ Latch PORT B into BCLR $0, Y$ \$20 High Byte of Data Latch

LDX $\ddagger$ ADRO Initialize pointer to STX RESPTR result register.

LDAA $\$ 1039$ Enable ADC - -
ORAA $\$ \$ 80 \quad$ Power up ADC
STAA \$1039 RC timer off.
LDAB $\$ 00$
STAB \$1030 Initiate conversion.

* Start of main loop *

NTREDY LDAA $0, Y$ Check to if BP has sent ANDA $\ddagger \$ 04$ a pulse to start
BEQ NTREDY conversion.
LDX RESPTR Check to see if conversion CPX $\ddagger$ ADRO has already been done.

BNE NXTOUT If so, jump to NXTOUT.

|  | LDAB | \$00 |  |
| :---: | :---: | :---: | :---: |
|  | STAB | \$1030 | Initiate conversion. |
| CHECK | LDAB | \$1030 | Check if conversion |
|  | BPL | CRECR | is done. |
| NXTOUT | LDX | RESPTR |  |
|  | LDAA | 0, X |  |
|  | STAA | PORTB | Load result |
|  | BSET | 0,Y \$10 | Store result in Low |
|  | BCLR | 0,Y \$10 | Byte of data latch. |
|  | BCLR | 0,Y \$ 40 | Clear flip flop. |
|  | BSET | 0,Y \$40 |  |
|  | INC | RESPTR+1 | Increment pointer to next |
|  | LDX | RESPTR | Result register and then |
|  | CPX | *ADR0+4 | check if four results have |
|  | BNE | CONT | been outputted to PORTB. |
|  | LDX | \#ADR0 | If 4 results have been |
| * | STX | RESPTR | sent then update result pointer. |
| CONT | BRA | NTREDY |  |

* 
* 
* 
* This program was written to statically
* test the HCll microprocessor.
* RC oscillator is disabled.
* Place ADC conversion mode in location 00
* before running the program.
* 
* 8-11-87
* Jeffrey C. Daniels
* 
* Revisions: 8-11-87 Created from sttest4.src.

```
Source file: ckdly4.src
```

test the HCll microprocessor.
RC oscillator is disabled.
before running the program.
8-11-87
Jeffrey C. Daniels
Revisions: 8-11-87 Created from sttest4.src.

ADRO EQU \$1031
PORTB EQD \$1004
RESPTR EQO \$0001
LOOPNO EQU 76
ORG \$C080
LDY $\$ \$ 1000$ Point to port A.
BCLR 0,Y $\$ 40$ Clear flip flop. BSET O,Y \$40

CLR $\$ 1004 \quad$ Clear PORT B BSET 0,Y \$20 Latch PORT B into BCLR $0, Y$ \$20 High Byte of Data Latch

LDX $\quad$ ADRO Initialize pointer to STX RESPTR result register.

LDAA $\$ 1039$ Enable ADC - -
ORAA $\$ 80$ Power up ADC
STAA \$1039 RC timer off.
LDAB \$00
STAB $\$ 1030$ Initiate conversion.

* Start of main loop *

NTREDY LDAA $0, Y$ Check to if HP has sent ANDA $\# \$ 04$ a pulse to start
BEQ NTREDY


```
Source file: stnrc2.src
This program was written to statically
test the HCll microprocessor
utilizing the HP test system that
Steve Draving developed.
RC oscillator is disabled.
Place ADC conversion mode in location 00
before running the program.
Place which result register to read in
location 01 and 02 which will be read into
the X register.
Continous conversions.
12Mar87
Jeffrey C. Daniels
Revisions: 6-25-87 This program created from
                                    jdst5.src.
                                    6-29-87 Created from stnrc.src to
                                    take out interupt structure.
```

                                    ORG \$C200
    LDY \(\$ \$ 1000\) Point to port A.
    BCLR 0,Y \(\$ 40\) Clear flip flop.
    BSET 0,Y \$40
    CLR \(\$ 1004\) Clear PORT B
    BSET \(0, Y\) Y20 Latch PORT B into
    BCLR \(0, Y\) \$20 High Byte of Data Latch
    LDAA \(\$ 1039\) Enable ADC - -
    ORAA \(\$ \$ 80\) Power up ADC
    STAA \(\$ 1039 \quad\) RC timer off.
    LDAB \$00
    STAB \$1030 Initiate conversion.
NTREDY LDAA 0,Y Check to if HP has sent
ANDA $\$$ SO4 a pulse to start
BEQ NTREDY conversion.

| CHECK | LDAB | \$00 | Initiate conversion. Check if conversion is done. |
| :---: | :---: | :---: | :---: |
|  | STAB | \$1030 |  |
|  | LDAB | \$1030 |  |
|  | BPL | CHECK |  |
|  | LDX | \$01 |  |
|  | LDAA | 0, X |  |
|  | STAA | \$1004 | Load result |
|  | BSET | 0,Y \$10 | Store result in Low |
|  | BCLR | $0, Y \$ 10$ | Byte of data latch. |
|  | BCLR | 0,Y \$40 | Clear flip flop. |
|  | BSET | 0,Y \$40 |  |
|  | BRA | NTREDY |  |

```
Source file: strc2.src
This program was written to statically
test the BCll microprocessor
utilizing the HP test system that
Steve Draving developed.
RC oscillator is Enabled.
Place ADC conversion mode in location 00
before running the program.
Place which result register to read in
location Ol and 02 which will be read into
the X register.
Continous conversions.
17 Jun 87
Jeffrey C. Daniels
Revisions: 6-25-87 This program created from
                                    jdst6.src.
                                    6-29-30 Created from strc.src to
                                    take out interupt structure.
ORG \(\$ C 300\)
            LDY $$1000 Point to port A.
            BCLR 0,Y $40 Clear flip flop.
            BSET O,Y $40
            CLR $1004 Clear PORT B
            BSET 0,Y $20 Latch PORT B into
            BCLR O,Y $20 High Byte of Data Latch
            LDAA $1039 Enable ADC - -
            ORAA $$c0 Power up ADC
            STAA $1039 RC timer on.
            LDAB $00
                    STAB $1030 Initiate conversion.
NTREDY LDAA O,Y Check to see if HP has
            ANDA $$04 sent a pulse to start
            BEQ NTREDY conversion.
```



```
20 1 * ROFOUR ver 2.0 **
30 ! ********************************************************************
4 0
50
G0
70
80
90
100
10
120
130
1 4 0
150
1G0
1 7 0
180
190
10 PRINT PAGE
200 PRINT TAB(30);"AOC DATA AQUISITION*
210 PRINT TAB(25):"Tasting tha 4 Result Ragisters"
220 PRINT LIN(3)
230 1
240 Initializa: I
250 OUTPUT 709;"FIRANSTEZ1" ! Initializa DUM
2G0 RESET 3 I Inltializa GPIO for AOC
270 RESET 2 I InItializa GPIO for precision OAC
2B0 !
290 BEEP
300 DISP "Prass any kay to bagin data acquision."
310 ON KBO GOTO Gat_data ,ALL
320 Wait: GDTO Wast
330
340 Gat_data: !
350 !
3G0 PRINT "Prass any kay to abort."
370 ON KEO GOTO Exit, ALL I Quit if any key is pressed
380 1
390 Loop_hara: !
400 TRIGGER 709 ! Start the DUM
410 Rd: STATUS 709;Stat
    IF EIT(Stat,0)<>! THEN Rd ! Walt tlll raady
    ENTER 709;0vm I Raed OUM
                    Chanl=REACBIN(3) I Raad result register I
                    DISP OVm;TAB(20);Chan1;TAB(30);Chan2;TAB(40);Chan3;TAB(S0);Chan4
                    Chan2=REAOBIN(3) I Raad result rag1ster 2
                    OISP OVm;TAB(20);Chan!;TAB(30);Chan2;TAB(40);Chan3;TAB(S0);Chan4
                    Chan3-REAOBIN(3) I Raad rasult ragister 3
                    DISF Dum;TAB(20);Chan1;TAB(30);Chan2;TAB(40);Chan3;TAB< 50); Chan4
                    Chan4=REAOBIN(3) I Raad result register 4
                    DISP Ovm;TAB(20);Chan1;TAB(30);Chan2;TAB(40);Chan3;TAB(50);Chan4
530 !
540 GOTO Loop_hara
550 !
560 Exit: ।
570 OISP "Program termsmated."
5B0 BEEP
590 ENO

```

600
610
520 Umex=Uref
630
540
550
550
5 7 0
580
590
7 0 0
7 1 0
7 2 0
730
740
750
760
7 7 0
780
7 9 0
800
810
820
830 REDIM Input(1,Semples-1)
840 REDIM Bin(1,2^Ras-1)
850 !
860 BEEP
870 I Detfile*="G01F2"
8B0 EDIT "Enter fileneme for the dete:".Detfiles
890 ASSIGN \$1 TO Detfiles,Stet
900 IF Stet=0 TMEN PURGE Detfiles ! Delete if file elreedy exits
910 Records=INT((Semples+2^Res)/16)+1 | Celculete number of records
CREATE Detfiles.Records I Creete the dete file
930 ASSIGN \$1 TD Datflles I Dpen the file
940 I
950 !
960 BEEP
970 DISP "Press eny key to bagin dete acquision."
g80 DN KBD GOTO Get_trens ,ALL
990 Wert: GOTD West
1000 I
1010 I
1020 Get_trans: !
l030 DISP
1040 PRINT "Finding trensitions:"
1050 Dvel=0
1050 GDSUB Set_dec
1070 Vtr(1)=READBIN(3) ! Determine min ADC output velue
10B0 Cmin=Vtr(1)
1090 Utr(0)=FNUtrens(Cmin.Res,Uref) | Valtege of lst trensition point
1100
1110
1120 GOSUB Set_dec
1130 Vtr(2)=READBIN(3) | Determine mex ADC output velua
1140 Cmex=Vtr(2)-1
1150 Utr(3)=FNUtrens(Cmex.Res,Uref) I Voltege of lest trensttion goint
1160 BEEP
1170
1180
1190 Dmin=INT(Umin*2^1B/Uref)

```
A-15
```

1200 Dmax=INT(Umex*2^1B/Uref)
1210 Ustep=(Umex-Umin)/(Samales-1)
1220 Dstep=INT(Ustep*2^1B/Uref) I Step si=e to incr, the DAC
1230 !
1240 PRINT
1250 PRINT "Sempling";Semples;"points between";Umin;"end";Umax;"voltg."
1250 PRINT "Press eny key to ebort."
1270 '
1280 !
1290 ON KBO GOTD Exit ,ALL ! Quit if any key is pressed
1300 FOR I=0 TO Semoles-1
1310 DISP "Conversion \#":I
1320 Dvel=I*Dstep+Dmin | Digitel velue for this sample
1330 GOSUB Set_dec I Set the DAC with value in Dvel
1340 1
1350 TRIGGER 709
Rd: STATUS 709iStet
IF 日IT(Stet,0)<>1 THEN Rd ! Weit till reedy
ENTER 709;Input(0,I) ! Reed DUM
I
Input(1.I)=READBIN(3) I Reed ADC under test
Index=Input(!,I)
Bin(1,Index)=Bin(1, Index)+1
!
FRR j=1 TD g | Updete the bing
Index=READBIN(3)
Bin(t, Index )=Ban(1. Index)+1
NEXT J
NEXT I
DISABLE I Turns off key-abort functzon
!
!
Writa_Pila: I
1530 PRINT \#1:Samples,Input(*) I Stora dete
1540 PRINT \$1:2^Res,Bin(*)
1550 PRINT *1:Uraf,Res,Utr(*)
1580 !
1570 !
15B0 Exit: ASSISN | TD * Close the file
1590 DISP "Program tarminated."
1600 BEEP
IGID WAIT 750
1620 ENABLE
1630 GOTD Constents
1540 END
1650 !
660 1
1670 Sat_dec: | Value is pessed in through Dval to set the DAC
1580
High=INT(Dval/85536) ! High byte for the DAC
Mid=INT(Dval/256)-256*High I Middla byte for DAC
Low=Dvel-65536*High-255*Midy ! Low byte for the DAC
l
WRITE BIN 2;HIgh,High+1024,HIgh | \
WRITE BIN 2:Mid,Mid+Si2,Mid I - Send word to the OAC
WRITE BIN 2ILOW,LOW+2S6,LOW,0 1/
!
WAIT 100 ! 100ms delay
RETURN
I
A-16
1790

```



3000 ।
```

3010 Set_dac: I Celculetes DAC tnput word and sends it to the DAC
3020 Ovel=Dec I Digitel velue for this semple
3030 High=INT(Oval/E553E) I High byte for the DAC
3040 Mid=INT(Dvel/25E)-256*High I Middle byte for the DAC
3050 Low=Dvel-6553E*High-256*MId I Low byte for the DAC
3060 WRITE BIN 2iHigh,HIgh+1024,High
3070 WRITE BIN 2:MId,Mtd+512,MId
3080 WRITE BIN 2;Low,LOW+256,Low,0
3090 WAIT 100
Set the DAC
I/

```
3100 RETURN
3110
3120
3130
3140 Reed_dvm: ! Tekes one DUM reeding
3150 I It returns the velue in 'Voltege'
\(31 E 0\) TRIGGER 709 I Begin reeding DUM
3170 Wait: 5TATU5 709:0vmstat
3180 [F BIT(Dvmstet, 0 )く>1 THEN Weit I Is it finished?
3190 ENTER 709; Voltege I Reed the velue from the OUM
3200 RETURN
    | ****************************************************************************)
    |****************************************************************************)
    1 ** **
    ** This progrem wes written to run on on HP 984S8. It **
    ** reeds in e rew dete file created by GETDAT and sends it over **
    * the HP-18 bus to e HP g235 computer. There ere several **
    ** things which must be noted:
        **
        * , (
        **
        1. The 98458 must be conftgured es the controller (tt is
        **
        ** normelly in thls mode), end the 9235 must be in the
        **
        ** nom-controller mode. Thls requires chenging a jumper
        ** On the motherboerd of the 923B (jumper should connect
        **
        the left two prongs). Se sure to put the jumper beck
        to its original position when the transfer is completed.
        2. The 9235 must have its version of DMAIL (the receiver) **
        ** rumning first, before this program is sterted, or it **ll miss some of the dete. **
        ** running first, before this program is sterted, or it **
        wlll miss some of the dato.
        3. The OMAILer only sends ovor raw dete files. If it **
        ** is desired to send e 8ASIC program, use EMAIL. **
        **
        Written by HEWLETT-PACKARD
        ** Written by HEWLETT-PACKARD 
        ** Modflar
```



```
    DIM Detel(1,1024),Dete2(1,255),Utr(3) I The dete errays
    Size-81 I The stze of a rew dete file
    !
    !
    PRINTER IS 15
    PRINT PAbE
    PRINT TAB(35):"HP DATA MAILER"
    PRINT TAB(22);"Dete trensfer frome 98458 to 0 9236"
    PRINT LIN(3)
    I
    !
Input: 8EEP
    Datafilas="A01F8* I Input file name
    EDIT "Entar name of file to trensfer (must be ASCII):* Datefile$
    ASSIGN %1 TD Dateftles,5tet
    IF 5tat<>1 THEN Cont | Does flle exist?
        PRINT "File ",Deteflles!" does not exist."
        PRINT
        8EEP
        WAIT 200
    GOTD Ingut
    I
Cont: !
    DUTPUT 720;Detefiles,5ize I Send over the flle name & size
        !
    !
    Reed_file: I
            DISP Reeding dete Prom flle...*
            READ :1:51zel
            REDIM Datal(1,5izel-1)
            READ |l;Detel(*) | Read in firgt array
```

```
    REAO \1;S.za2
    REOIM Oataz(1,Size2-1)
    REAO *1;Oataz(*) I Raad in second array
    REAO &|Uraf,Ras,Vtr(*) | Raad in raamaining data
!
```



```
Sand_data: !
    OISP "Ganding data over HPI8...*
    QUTPUT 720;Sizal I Sand siza of lat array
    FOR I=0 TO 1
        FOR J=0 TO Siza!-1
                OUTPUT 720;Oatal(I,J) ! Sand lst array
        NEXT J
    NEXT I
    OUTPUT 720;Size2 & 5ize of 2nd array
    FOR I=0 TO 1
        FOR }5=0\mathrm{ TO 51zaz-1
                OUTPUT 720;0ata2(I,J) & Send 2nd array
        NEXT J
    NEXT I
    OUTPUT 720;Uraf I Sand remaining valuas
    OUTPUT 720;Res
    FOR I=0 TO 3
        OUTPUT 720;Vtr(I)
    NEXT I
EOf: I
ASSIGN *1 TO ! Closa input P!la
OISP Oata transfar complated."
8EEP
ENO
```



```
600 0ISP "Recelving dete..."
610 ENTER OIfilaisszel | Reed in size of lst erray
620 REDIM Oatal(1,S1zel-1)
630 FOR I=0 TO !
640 FOR J=0 TO Sizel-1
6 5 0
650
6 7 0
680 ENTER Olflle|Si=e2 I Size of 2nd arrey
690 REOIM Oete2(1,Size2-1)
700 FOR I*0 TO 1
710 FOR J=0 TO Size2-1
720 ENTER Ifile:Oeta2(I,J) I Read in second erray
7 3 0
740
750 ENTER MifileiUrafiRes I Reed in rameining dete
760 FOR I*O TO 3
770 ENTER Olfileivtr(I)
7 8 0
790
800
810 WrIte_det*: I
820 OISP "Writing dete to e file..."
830 OUTPUT ODPile;Sizel:Oetel(*)
840 OUTPUT 00f1le:Stzez;Detez(*)
850 OUTPUT OOfile;Uref;Res;Utr(*)
860
870 !
880 Eof:
890 ASSIGN MOFIle TO I Close the files
900 ASSIGN 1fille TO.
910 OISP "Oete trensfer complete."
920 PRINT CHR$(140);"Oete is stored Ln ",CHRs(136);Outfile$
930 GOTO Exit
940
950
960 1
970 File_exists: ! Purges the file lf it elreedy exits
980 IF ERRN=54 THEN
990 PURGE Outfiles
1000 RETURN
1010 ELSE
1020 PRINT CHR$(137);CHR$(130)
1030 PRINT "Terminel Error!"
1040 PRINT "Error code";ERRN
1041 PRINT CHRS(128);CHRS(139);
104Z STOP
1050 ENO IF
1060
1070
1080 Extt:BEEP
1090 PRINT CHR$(139)
1100 ENO
```



```
600 ON ERROR GOTO No_file
6 1 0 ~ C A T ~
620 Inp1: 8EEP
630 Infiles="AO1F2*
640 OUTPUT 2;Infiles:
6S0 INPUT "Enter input fileneme:",Infiles
660 ASSIGN OIfile TO Infiles I Open tnput file
670 OFF ERROR
680 GOTO Inp2
690 1
700 No_file: !
710 IF ERRN-S6 THEN
720 PRINT CHRs(137);"Fila ";Infilesi" does not exist."
730 PRINT CHRS(136)
740 BEEP
750 WAIT . }7
7 6 0
7 7 0
7 8 0
7 9 0
800
810
820
830
840
850 Inp2
860 Pos=LEN(Infllas)-3
870 Nemes=Inflles[Pos]
880 Outfilels-*EINL_"&Nemass ! End point INL
890 Outfila2s="HINL_"8Neme
900 Outfile3s="ONL "8Nema
910 Outfile4s=*ABS_"8Nemes
920 OUTPUT 2;Outfilalsi
930 INPUT "Enter flleneme for end point INL error:",Outfilels
940 OUTPUT 2,Outflle2S;
g50 INPUT "Entar finleneme for histogrem INL arror:",Outfile2$
g60 OUTPUT 2,Outfile3si
g70 INPUT "Enter fileneme for histogrem ONL error:",Outfile3s
980 OUTPUT 2IOutfile4$:
ggo INPUT "Enter flleneme for ebsolute error:",Outfile4s
1000 !
1010 1
1020 ENTER IfileiSemples I Reed in dete
1030 REOIM Oeta(1,Somplas-1),Abs(1,Semplas-1)
1040 ENTER IfllaiDete(*)
1050 1
1060 ENTER OIf:lesOsemples
1070 REOIM 8in(1,Osemples-1),Onl(1,Osemples-1)
1080 REOIM Inl(1,0semples-1),Hinl(1,Osamples-1)
1090 ENTER OIfileisin(*)
1100 ENTER OIfileiUraf;Res:Utrana(*)
1110 1
1120 I
1130 Constents: 1
1140 Vm!n=0
11S0 Umex=Uref
1160 Lsb=Uref/2^Res
1170 Vf=Utrens(0) I Voltage to ceuse first trensition
1180 Vl-Utrans(3) IV Voltage to ceuse lest tensition
1190 Cf=Utrens(1)+1 A-25 ! Count efter first trensition
```

```
Cl=Utrans(2
1210 |
1220 IF (CPく\INT(CP) ANO Cl<>INT(Cl)) OR (CP=0 ANO Cl=0) THEN
1230
1240
1250
1250
1270
1280
1290
300
1310 PRINT "Calculating offsat and gain errors."
1320 ! Offsat arror
1330 Voffsat=Uf+(Uf-V1)/(Cl-Cf)+Lsb/2
1340 Coffsat=Voffsat/Lsb
1350 !
1360 !
1370 ! Eain arror
1380 Ugasn=Uraf-2*Lsb+Uf-U1
1390 Cgain=Vgain/Lsb
1400 !
1410
1420 !
1430 PRINT "Calculating absoluta arror."
1440 Amax=-55536
1450 Am&n=65536
1460 FOR X=0 TO Samples-1 | Absoluta arror
1470 Abs(0,X)=Oata(0,X)
1480
1490
1500
1510
1520
1530
1540
1550
1550
1570
1580
1590
1600
1610 PRINT "Corracting raw data."
1620 Alpha=Lsb*(Cl-Cf)/(Ul-Uf) | Oata carrection constants to
1630 Bata=Lsb*((VI*Cf-Vf*Cl)/(Vl-Vf)-1/Z) I aliminate offset 8 gain errs
1640
1650 FOR I-0 TO Samplas-1
                            ! Corract raw voltaga data
    Oata(0,I)=Alpha*Oata(0,I)+Beta
    NEXT I
1680 I
1690 FOR I=0 TO 3 ! Corract the transition voltagas
1700 Utrans(I)=Alpha*Utrans(I)+Bata
1710 NEXT I
1720 I
1730
1740 !
1750 PRINT "Calculating and point integral nonlinaarity ermor."
1750 Slope=254/(Utrans(3)-Utrans(0))
1770 Imax =-65536
1780 Imin=65536
1790 Prev-0
```

I=1
FOR X=0 TO 5amplas-1 I Intagral Nonlinearity Error
IF Oata( I, X)>Prav THEN
Inl(0,I)=Data(1,X)
Inl(1,I)=Data(1,X)-5lope*(Oata(0,X)-Lsb/2)-1
IF Inl(1,I))Imax THEN
Imax=Inl(1,I)
Maxl=Inl(0,I)
ENO IF
IF Inl(1,I)<Imin THEN
Imin=InL(1,I)
Minl=Inl(0.I)
ENO IF
Prevalete(1,X)
I=I+I
ENO IF
NEXT X
I
I
I
PRINT "Calculeting histogram integrel nonlinaarity arror."
Eno=0
FOR X=1 TO Dasmgles-2
Eno-Eno+Bin( (1,X)
NEXT X
Eno-Eno/(Osamoles-2)
!
Slopa=0
FOR X=1 TO Daamplas-2
5lope=5lope+8in(1,X)
NEXT X
5lopa-5loge/(Eno*(Osamplas-2))
I
Hmax=-65536
Hman=65536
FOR X=0 TO Osamplas-1
Hinl(0, X)=x
Hinl(1,x)=0
FOR Y=0 TO X-1
Hinl(1,X)=Hinl(1,X)+8in(1,Y)
NEXT Y
Hinl(1,X)=(Hinl( 1, X)-8tn(1,0))/Eno+(1-X)*5lopa
IF Hinl( }1,X)>\mathrm{ Hmax THEN
Hmax=Hinl( 1,X)
Mex3=Hinl(O,X)
ENO IF
IF Hinl( 1,X)<Hmin THEN
Hmin=Hinl( 1,X)
Min3-Hinl(0, X)
END IF
NEXT X
I
!
i
PRINT "Calculating histogram diffarantial nonlinaarity error.*
0max=-65536
Om\&n=65536
Eno=10.2^10/Osamples I OAC rasolution 1s 2*10
l AOC resolution is 2^8
Enol-Eno/2 A-27 I ENO for first bin (1/2 tha normal)

```
```

2400 Enol=3/2*Eno I ENO for last b \&n (3/2 the normal)
410 FOR X=0 TO Dsamplas-1 I Oifferential Nonlinearity Ermor
2420 Onl(0,x)=x
2430 Onl(1,X )=B1n(1,X)/Eno-1
2440
450
360
2470
2480
2490
3500
2510
2520
2530
2540
2550
Print_results: EEEP
Out$="PRINTER"
2830 OUTPUT 2:Out$:
2840 INPUT "LIst device (SCREEN/PRINTER):",Outs
2850 IF UPCs(Outs[1,1!)="P" THEN PRINTER IS 701
2880
2870

```

```

290
2900 PRINT TAE(20):"ERROR CALCULATIONS"
2910 IF UPCs(Outs[1,1])="P" THEN
980
2970 PRINT "Input Filanama: "iInfiles
29B0 PRINT
2990 PRINT
A-28

```
\begin{tabular}{|c|c|}
\hline 3000 & Cgain=PROUNO(Cgain, -3 ) : Round data (3 places) \\
\hline 3010 & Coff sat=PRDUND( \(C\) fifset, -3 ) \\
\hline 3020 & Alpha=PROUNO (Alpha,-5) \\
\hline 3030 & BetamPROUNO (Beta,-5) \\
\hline 3040 & PRINT "Gain Error: "iCgaini"LSBs":TAB(40):"Alpha: "Alpha \\
\hline 3050 & PRINT "Difsat Error: "iCoffsati"LSBs"; TAB(40)i"Batas *iBata \\
\hline 3060 & PRINT Fint n Outfil \\
\hline 3070 & PRINT End point Intagral Nonlinaarity Error ----- Fila: "iOutiflels \\
\hline 3080 & PRINT USING Maxiormilmax, Max \\
\hline 3090 & PRINT USING Minformiman, Minl \\
\hline 3100 & PRINT \\
\hline 3110 & PRINT "Histogram Intagral Nonlinaarity Error ---m- Filat "iOutilezs \\
\hline 3120 & PRINT USING Maxform; Hmax, Max 3 \\
\hline 3130 & PRINT USING MinformiHmin, Min3 \\
\hline 3140 & PRINT \\
\hline 3150 & PRINT "Histogram Oiffarantial Nonlinaarity Error -- File: *⿴utifiess \\
\hline 3150 & PRINT USING Maxformidmax, Bmax \\
\hline 3170 & PRINT USING MinformiDmin, Bmin \\
\hline 3180 & PRINT \\
\hline 3190 &  \\
\hline 3200 & Amax =PROUND (Amax, -3) ! Round data \\
\hline 3210 & Amin \(-P R O U N D(A m i n,-3)\) \\
\hline 3220 & Max2-PRDUND (Max2, -4) \\
\hline 3230 & Min2-PRDUND (Min2,-4) \\
\hline 3240 & PRINT " Maximum: "Amaxi"LSBs at "iMax2; "v" \\
\hline 3250 & PRINT" Minimum: ":Amini LSEs at ":Min21"v" \\
\hline 3260 & PRINT \\
\hline 3270 & IF OId THEN PRINT "Did data fila, dafault and count valuas used:" \\
\hline 3280 & UP =PROUND (UP, -4) \\
\hline 3290 &  \\
\hline 3300 &  \\
\hline 3310 & 1 ( \\
\hline 3320 & PRINT \\
\hline 3330 & PRINT "Bin 0: "iBin(1,0)itAE(40);"Bin 255:"tBin(1.255) \\
\hline 3340 & 1 . 1 \\
\hline 3350 & IF Non_monotonic THEN \\
\hline 3360 & PRINT \\
\hline 3370 & PRINT *Non-monotonicity occurrad"iNon_monotonici"times." \\
\hline 3380 &  \\
\hline 3390 & PRINT "Tha last occurranca was"iNon_mono(1);"at"iNon_mono(0);"v" \\
\hline 3400 & END IF \\
\hline 3410 & \(!\) \\
\hline 3420 & IF Missing_coda THEN \\
\hline 3430 & PRINT \\
\hline 3440 & PRINT "Missing coda occurred"iMissing_codai"timas." \\
\hline 3450 & Coda(0)=PRDUND( \(\operatorname{Coda(0),-4)~}\) \\
\hline 3460 & PRINT "Tha last occurranca was":Code(1)t"at about"; Codac(0):"v" \\
\hline 3470 & END IF \\
\hline 3480 & 1 \\
\hline 3490 &  \\
\hline 3500 & PRINTER IS 1 \\
\hline 3510 & 1 \\
\hline 3520 & 1 \\
\hline 3530 & File: 1 \\
\hline 3540 & ON ERRDR GOSUB Fila_axists \\
\hline 35S0 & ! \\
\hline 3560 & Outfilasmoutfilals | Writa end point Integrel Error \\
\hline 3570 & Racords-INT(Osamples/16)+1 \\
\hline 3580 & CREATE BDAT Outiliels,Racords \\
\hline 3590 & ASSIGN QOfila TO Dutilials A-29 \\
\hline
\end{tabular}
```

3600 OUTPUT Ofile:Osemples:Inl(*)
3610 ASSIGN Ofile TO.
3620 !
3630 Outfiles=0utfile2s ! Write histogrem Integrel Error
3640 Records=INT(Osemples/16)+1
3650 CREATE BOAT Outfile2$,Records
3660 ASSIGN OOfile TO Outfile2s
3670 OUTPUT OOfilesOsemplesiHinl(*)
3680 ASSIGN GOfile TO.
3690 I
3700 Outfiles=Outfile3s | Write histogrem Oifferentiel Err
3710 Records=INT((Osemples)/16)+1
3720 CREATE 80AT Outfile3s,Records
3730 AS5IEN COfile TO OutfileJs
3740 OUTPUT ©O{1le:Osemples;Onl(*)
3750 ASSIEN 00ille TO *
3760 !
3770 Outfiles-Outfile4s ! Write Absolute Error
3780 Records=INT(Semples/16)+1
3790 CREATE 80AT Outfile4s,Records
3B00 ASSI6N 00flle TO Outfile4s
3810 OUTPUT @O:1lesemplesiAbs(*)
3820 ASSIGN GOf:le TO.
3830 GOTO Ex&t
3840
3850 !
3860 File_exists: | Purge file if it elreedy exists
3870 IF ERRNmS4 THEN
3880 PURGE Outfiles
3890 RETURN
3900 ELSE
3910
3920
3930
394
395
3960
3970
3980 Exit:
3990 ASSIGN OIf:le TO * Close file
4000 ?
4 0 1 0 ~ 8 E E P ~
4020 PRINT CHR$(139)
4030 OISP "Progrem termineted."
4040 IWAIT . }7
4050 lOISP "Loeding CRUNCH progrem."
4060 ILOAO "CRUNCH"
4 0 7 0 ~ E N O

```

520 ENTER ©IfilesInl(*)
630
540
730 Nxt: NEXT J
740 NEXT I
750
760
770
780 ON ERROR GOSU8 File_exists
790 Records=INT( (Semples \(2+1) / 16\) ) +1
800 CREATE BDAT Outfiles Records \(\quad\) Creete new ille
810 ASSISN OOfile TO Outifiles
820 OUTPUT IOfile:Semples2;Out(*) | Write dete to file
830 GOTO Exit
840 ।
850 File_exists: !
850 IF ERRN=S4 THEN
870 PURGE Outfile*
                    RETURN

880
890
900 PR
PRINT CHR (137):CHR3(130)
910 PRINT "Error "tERRN; "occured when writing to ":Outfiles
920 PRINT CHRS(128),CHR(139)
930 STOP
940 ENO IF
950
960
970 Exit: !
980 PRINT CHR\$(139);
990 ASSIGN IFile TO . Close files
1000 ASSIGN gOfile TO.
1010 BEEP
1020 OISP "Progrem termineted."
1030 ENO

Appendix B
*
* SOURCE FILE: dynrcf8.src

FUNCTION: Program.
DESCRIPTION:
This program does \(A / D\) conversions in a loop that causes the HCll's ADC to have a sampling rate of 4.0 kHz . The \(A / D\) conversions are outputed to PORTB. This result is picked up by the IBM PCXT and is stored in a data file for later processing.

The \(A / D\) configuration is stored in location 00 . The channel converted is channel one and the result is read from from ADR3 which is found at memory location \$1034.

This program is for use with an 8 MHz crystal on the EVB board.

DOCUMENTATION
FILES:
None.
ARGUMENTS: A/D configuration is stored in location 00 prior to execution.

None.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 7-28-87
REVISIONS: This program was created from dynre.src.

ADRO equ \(\$ 1031\)
ADR1 equ \(\$ 1032\)
ADR2 equ \$1033
ADR3 equ \$1034
PORTA equ \(\$ 1000\)
PORTB equ \$1004
LOOPNO equ 76
\begin{tabular}{|c|c|c|c|}
\hline & \begin{tabular}{l}
org \\
ldaa \\
oraa \\
staa
\end{tabular} & \[
\begin{array}{r}
\$ c 400 \\
\$ 1039 \\
\$ \$ 80 \\
\$ 1039
\end{array}
\] & Power up A/D. \\
\hline & \[
\begin{aligned}
& \text { ldy } \\
& \text { bset }
\end{aligned}
\] & \[
\begin{aligned}
& \text { \#PORTA } \\
& 0, Y \$ 20
\end{aligned}
\] & Point inx to PORTA \\
\hline * & 1 daa & \$00 & Put \(A / D\) configuration accumulator \(A\). \\
\hline CONVERT & staa & \$1030 & Initiate conversion. \\
\hline \multirow[t]{7}{*}{DELAY} & \(1 d x\) dex bne & \begin{tabular}{l}
\#LOOPNO \\
DELAY
\end{tabular} & Wait for conversion to be completed. \\
\hline & 1dab stab & \begin{tabular}{l}
ADR3 \\
PORTB
\end{tabular} & \\
\hline & bclr bset & \[
\begin{array}{ll}
0, y & \$ 20 \\
0, Y & \$ 20
\end{array}
\] & Send pulse to IBM that data is ready. \\
\hline & 1 dx & \# \$00 & Waste 10 clock cycles. \\
\hline & \[
\begin{aligned}
& \text { ldx } \\
& \text { nop }
\end{aligned}
\] & \# \$00 & \\
\hline & nop & & \\
\hline & bra & CONVERT & \\
\hline
\end{tabular}

\section*{*}
* SOURCE FILE: dyrcf8.src
* FUNCTION: Program.

\section*{*}
* DESCRIPTION:
*
This program does A/D conversions in a loop * that causes the HCll's ADC to have a sampling rate of 4.0 kHz . The \(A / D\) conversions are outputed to PORTB. This result is picked up by the IBM PCXT and is stored in a data file for later processing.

The \(A / D\) configuration is stored in location 00 . The channel converted is channel one and the result is read from from ADR4 which is found at memory location \(\$ 1034\).

This program is for use with an 8 MHz crystal on the EVB board.

DOCUMENTATION
FILES:
None.
ARGUMENTS: \(\quad A / D\) configuration is stored in location 00 prior to execution.

RETURN: None.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 7-28-87
REVISIONS: This program was created from dyrc.src.
\begin{tabular}{|c|c|c|}
\hline ADRO & equ & \$1031 \\
\hline ADR1 & equ & \$1032 \\
\hline ADR2 & equ & \$1033 \\
\hline ADR3 & equ & \$1034 \\
\hline PORTA & equ & \$1000 \\
\hline PORTB & equ & \$1004 \\
\hline LOOPNO & equ & 76 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline & \begin{tabular}{l}
org \\
ldaa \\
oraa \\
staa
\end{tabular} & \[
\begin{gathered}
\$ c 500 \\
\$ 1039 \\
\# \$ c 0 \\
\$ 1039
\end{gathered}
\] & Power up \(A / D\). \\
\hline & 1dy bset & \[
\begin{aligned}
& \text { \#PORTA } \\
& 0, Y \$ 20
\end{aligned}
\] & Point inx to PORTA \\
\hline * & ldaa & \$00 & Put A/D configuration accumulator A. \\
\hline CONVERT & staa & \$1030 & Initiate conversion. \\
\hline DELAY & \[
\begin{aligned}
& 1 d x \\
& \text { dex } \\
& \text { bne }
\end{aligned}
\] & \#LOOPNO & Wait for conversion to be completed. \\
\hline & \[
\begin{aligned}
& 1 \mathrm{dab} \\
& \text { stab }
\end{aligned}
\] & \begin{tabular}{l}
ADR3 \\
PORTB
\end{tabular} & \\
\hline & \[
\begin{aligned}
& \text { bcl r } \\
& \text { bset }
\end{aligned}
\] & \[
\begin{aligned}
& 0, \mathrm{y} \$ 20 \\
& 0, \mathrm{y} \$ 20
\end{aligned}
\] & Send pulse to IBM that data is ready. \\
\hline & \[
\begin{aligned}
& l d x \\
& l d x \\
& \text { nop } \\
& \text { nop }
\end{aligned}
\] & \[
\begin{aligned}
& \# \$ 00 \\
& \# \$ 00
\end{aligned}
\] & Waste 10 clock cycles. \\
\hline & bra & CONVERT & \\
\hline
\end{tabular}

SOURCE FILE: dynrcf2.src
FUNCTION: Program.
DESCRIPTION:
This program does \(A / D\) conversions in a loop that causes the HCIl's ADC to have a sampling rate of 4.0 kHz . The \(A / D\) conversions are outputed to PORTB. This result is picked up by the IBM PCXT and is stored in a data file for later processing.

The \(A / D\) configuration is stored in location 00 . The channel converted is channel one and the result is read from from ADR2 which is found at memory location \$1033.

This program is for use with an 2 MHz crystal on the EVB board.

DOCUMENTATION
FILES: None.
ARGUMENTS: \(\quad A / D\) configuration is stored in location 00 prior to execution.

RETURN: None.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 7-28-87
REVISIONS: This program was created from dynrc.src.

ADRO equ \$1031
ADR1 equ \(\$ 1032\)
ADR2 equ \$1033
ADR3 equ \$1034
PORTA equ \(\$ 1000\)
PORTB equ \$1004
LOOPNO equ 15
\begin{tabular}{|c|c|c|c|}
\hline & \begin{tabular}{l}
org \\
Idaa \\
oraa \\
staa
\end{tabular} & \[
\begin{array}{r}
\$ c 600 \\
\$ 1039 \\
\# \$ 80 \\
\$ 1039
\end{array}
\] & Power up A/D. \\
\hline & 1dy bset & \[
\begin{aligned}
& \text { \#PORTA } \\
& 0, Y \$ 20
\end{aligned}
\] & Point inx to PORTA \\
\hline & \[
\begin{aligned}
& \text { Idx } \\
& \text { stx }
\end{aligned}
\] & \[
\begin{aligned}
& \text { \#LOOPNO } \\
& \$ 01
\end{aligned}
\] & Put delay loop length at locations 01 and 02 . \\
\hline * & ldaa & \$00 & Put \(A / D\) configuration accumulator A . \\
\hline CONVERT & staa & \$1030 & Initiate conversion. \\
\hline DELAY & \begin{tabular}{l}
1dx \\
dex \\
bne
\end{tabular} & \$01
DELAY & Wait for conversion to be completed. \\
\hline & 1 dab stab & \begin{tabular}{l}
ADR2 \\
PORTB
\end{tabular} & \\
\hline & bclr bset & \[
\begin{array}{ll}
0, y & \$ 20 \\
0, y & \$ 20
\end{array}
\] & Send pulse to IBM that data is ready. \\
\hline & bra & CONVERT & \\
\hline
\end{tabular}
```

SOURCE FILE: dyrcf2.src
FUNCTION: Program.
DESCRIPTION:
This program does A/D conversions in a loop
that causes the HCll's ADC to have a sampling
rate of 4.0 kHz. The A/D conversions are
outputed to PORTB. This result is picked up
by the IBM PCXT and is stored in a data file
for later processing.
The A/D configuration is stored in location
00. The channel converted is channel one and
the result is read from from ADR2 which is
found at memory location \$l033.
This program is for use with an 2 MHz crystal
on the EVB board.
DOCUMENTATION
FILES: None.
ARGUMENTS: A/D configuration is stored in
location 00 prior to execution.
RETURN: None.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 7-28-87
REVISIONS: This program was created from
dyrc.src.

```
ADRO equ \$1031
ADR1 equ \$1032
ADR2 equ \$l033
ADR3 equ \(\$ 1034\)
PORTA equ \(\$ 1000\)
PORTB equ \$1004
LOOPNO equ 15
\begin{tabular}{|c|c|c|c|}
\hline & \begin{tabular}{l}
org \\
ldaa \\
oraa \\
staa
\end{tabular} & \[
\begin{gathered}
\$ c 700 \\
\$ 1039 \\
\$ \mathrm{\$ c} 0 \\
\$ 1039
\end{gathered}
\] & Power up A/D. \\
\hline & \(1 d y\) bset & \[
\begin{aligned}
& \text { PORTA } \\
& 0, Y \$ 20
\end{aligned}
\] & Point inx to PORTA \\
\hline & \[
\begin{aligned}
& 1 d x \\
& \text { stx }
\end{aligned}
\] & \[
\begin{aligned}
& \text { \$LOOPNO } \\
& \$ 01
\end{aligned}
\] & Put delay length at locations 01 and 02 . \\
\hline * & ldaa & \$00 & Put \(A / D\) configuration accumulator A. \\
\hline CONVERT & staa & \$1030 & Initiate conversion. \\
\hline DELAY & \begin{tabular}{l}
\(1 d x\) \\
dex \\
bne
\end{tabular} & \$01
DELAY & Wait for conversion to be completed. \\
\hline & 1 dab stab & \begin{tabular}{l}
ADR3 \\
PORTB
\end{tabular} & \\
\hline & bcl r
bset & \[
\begin{array}{ll}
0, Y & \$ 20 \\
0, Y & \$ 20
\end{array}
\] & Send pulse to IBM that data is ready. \\
\hline & bra & CONVERT & \\
\hline
\end{tabular}
```

germat.exE Make File
getdat.obj : getdat.c local.h
msc getdat;
getdat.exe : getdat.obj
link/stack:5000 getdat;
DYHIS.EXE Make File
dyhis.obj : dyhis.c local.h
msc dyhis;
dyhis.exe : dyhis.obj
link dyhis;
DYFFT.EXE Make File
cadd.obj : cadd.c complex.h
msc/AL cadd;
csub.obj : csub.c complex.h
msc/AL csub;
cmult.obj : cmult.c complex.h
msc/AL cmult;
cdiv.obj : cdiv.c complex.h
msc/AL cdiv;
cexpon.obj : cexpon.c complex.h
msc/AL cexpon;
cmplx.obj : cmplx,c complex.h
msc/AL cmplx;
cneg.obj : cneg.c complex.h
msc/AL cneg;
cmag.obj : cmag.c complex.h
msc/AL cmag;
cmagsq.obj : cmagsq.c complex.h
msc/AL cmagsq;

```
```

cmath.lib : cmagsq.obj cmag.obj cneg.obj cmplx.obj
cexpon.obj cdiv.obj cmult.obj csub.obj
cadd. obj
lib cmath-+cadd;
lib cmath-+csub;
lib cmath-+cmult;
lib cmath-+cdiv;
lib cmath-+cexpon;
lib cmath-+cmplx;
lib cmath-+cneg;
lib cmath-+cmag;
lib cmath-+cmagsg;
fft.obj : fft.c cmath.h complex.h local.h
msc/AL fft;
normal.obj : normal.c complex.h local.h
msc/AL normal;
window.obj : window.c cmath.h complex.h local.h
msc/AL window;
dyfft.obj : dyfft.c cmath.h complex.h local.h
msc/AL dyfft;
dyfft.exe : dyfft.obj normal.obj window.obj fft.obj cmath.lib
link dyfft nommal window fft, ,,cmath.lib;
GARMON1. EXE Make File
cadd.obj : cadd.c complex.h
msc/AL cadd;
csub.obj : csub.c complex.h
msc/AL csub;
cmult.obj : cmult.c complex.h
msc/AL cmult;
cdiv.obj : cdiv.c complex.h
msc/AL cdiv;
cexpon.obj : cexpon.c complex.h
msc/AL cexpon;
cmplx.obj : cmplx.c complex.h
msc/AL cmplx;
cneg.obj : cneg.c complex.h
msc/AL cneg;

```
```

cmag.obj : cmag.c complex.h
msc/AL cmag;
cmagsq.obj : cmagsq.c complex.h
msc/AL cmagsq;
cmath.lib : cmagsq.obj cmag.obj cneg.obj cmplx.obj \
cadd. obj
lib cmath-+cadd;
lib cmath-+csub;
lib cmath-+cmult;
lib cmath-+cdiv;
lib cmath-+cexpon;
lib cmath-+cmplx;
lib cmath-+cneg;
lib cmath-+cmag;
lib cmath-+cmagsg;
fft.obj : fft.c cmath.h complex.h local.h
msc/AL fft;
window.obj : window.c cmath.h complex.h local.h
msc/AL window;
harmonl.obj : harmonl.c local.h cmath.h complex.h
msc/AL harmonl;
harmonl.exe : harmonl.obj fft.obj window.obj cmath.lib
link harmonl fft window,,,cmath.lib;
QNHZ1.EXE Make File
cadd.obj : cadd.c complex.h
msc/AL cadd;
csub.obj : csub.c complex.h
msc/AL csub;
cmult.obj : cmult.c complex.h
msc/AL cmult:
cdiv.obj : cdiv.c complex.h
msc/AL cdiv;
cexpon.obj : cexpon.c complex.h
msc/AL cexpon;
cmplx.obj : cmplx.c complex.h
msc/AL cmplx;

```
cneg. obj : cneg.c complex.h msc/AL cneg;
cmag. obj : cmag.c complex.h msc/AL cmag;
cmagsq.obj : cmagsq.c complex.h msc/AL cmagsq;
cmath.lib : cmagsq.obj cmag.obj cneg.obj cmplx.obj cexpon.obj cdiv.obj cmult.obj csub.obj cadd. obj
lib cmath-+cadd; lib cmath-+csub; lib cmath-+cmult; lib cmath-+cdiv; lib cmath-+cexpon; lib cmath-+cmplx; lib cmath-+cneg; lib cmath-+cmag; lib cmath-+cmagsg;
fft.obj: fft.c cmath. \(h\) complex.h local.h msc/AL fft;
window.obj: window.c cmath.h complex.h local.h msc/AL window;
qntzl.obj : qntzl.c local.h cmath. \(h\) complex. \(h\) msc/AL qntzl:
qntzl.exe : qntzl.obj fft.obj window.obj cmath. h link qntzl fft window, ., cmath.lib;
```

/************************************************************
SOURCE FILE: getfft.c
FUNCTION: main program
DESCRIPTION: This program receives the data for the
fft and histogram tests for dynamic
testing from the ppi in IBM PCXT.
Various information is prompted from
the user and all information is then
stored in a user specified files in
binary format for later processing.
DOCUMENTATION
FILES:
None.
ARGUMENTS: None.
RETURN: Binary files containing all valid
information.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 8-3-87
REVISIONS: 8-3-87 This program was created from
getfft.c and gethis.c.
\#include <stdio.h>
\#include <conio.h>
\#include "local.h"
int configuration,
num_pts = NUM_DFT_POINTS;
int intdata[NUM_DFT_POINTS];
char filename[STRING_LEN],
mode[MODE_LEN],
chip_number[CEIP_NO_LEN],
date[DATE_LEN],
lot_number[LOT_NO_LEN];
float inp_float;

```
```

double samp_freq,
clock_freq,
hist[RESOLOTION];

```
```

FILE *out_file;

```
```

main()

```
main()
    {
    {
        register i,j;
        register i,j;
        unsigned char data[NOM_DFT_POINTS];
        unsigned char data[NOM_DFT_POINTS];
/* Set up ppi communications. */
    outp(CONTROL,PPI_CONFIG);
/***************************************************/
/* Enter the date. */
    printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    puts("Enter the date is this form - - ");
    puts("mm-dd-yy");
    scanf("%ิs",date);
    printf("The date is: %s\n\n\n",date);
```

/* Enter chip number. ..... */

```
    puts("Enter the chip number of the holl");
    scanf("%s", chip_number);
    printf("The chip number is : %s\n\n\n",
                                    chip_number);
/* Enter lot number of HCll. */
    puts("Enter the lot number of the ECll");
    scanf("sis",lot_number);
    printf("The lot number is : %s\n\n\n",
                                    lot_number);
```

/* Enter the clock frequency. ..... */
puts("Enter the clock frequency for the"):

```puts(" test system in MHz.");
    scanf("%e",&inp_float);
    clock_freq = (double)inp_float;
        printf("The clock frequency is: %f\n\n\n",
                                    clock_freq);
```

/* Enter the sampling frequency.
*/
puts("Enter the sampling frequency of the HCII");
puts("in Hertz.");
scanf("te",\&inp_float);
samp_freq = (double)inp_float;
printf("The sampling freq. is: %f\n\n\n",
samp_freq);
FOREVER
{
/* Enter the mode of the gCll. */
puts("Enter the mode of the HCl1.");
puts("An example - - 00");
scanf("%s",mode);
printf("The mode is: %s\n\n\n",mode);
/* Take data.
puts("Set up fft input sine wave and hit "); puts("RETURN to start data acoquisition. $\mathrm{nn}^{\prime \prime}$ ); getch():
/* Throw out 10 samples.

```
for (i = 0; i < 10; i++ )
```

for (i = 0; i < 10; i++ )
inp(PORTB);
inp(PORTB);
/* Take valid data.

```
for( i = -1; i++ < NUM_DFT_POINTS;)
```

for( i = -1; i++ < NUM_DFT_POINTS;)
{
{
while( l (0x0l \& (int)inp(PORTA) ))
while( l (0x0l \& (int)inp(PORTA) ))
;
;
data[i] = inp(PORTB);
data[i] = inp(PORTB);
}
}
puts("Some data");
puts("Some data");
for ( i = 0; i < 20; i++)
for ( i = 0; i < 20; i++)
printf("%i\n",(int)datali]);
printf("%i\n",(int)datali]);
printf("\n\n\n\n");

```
printf("\n\n\n\n");
```

```
/* Enter output filename.
*/
puts("Enter the fft output data filename.");
puts("An example is: INRCOlF8.OUT");
scanf("%s",filename);
printf("The output filename is: 8S\n\n\n",
                                    filename):
/* Convert data from character to integer.
*/
    for (i=0; i < NOM_DFT_POINTS; i++ )
    intdata[i] = (int)data[i];
/* Write out data and information to output
/* file in binary format.
out_file = fopen(filename, "w+b");
fwrite(date,sizeof(char),DATE_LEN,out_file);
fwrite(chip_number,sizeof(char),CEIP_NO_LEN,
fwrite(lot_number, sizeof(char),LOT_NO_LEN,
                                    out_file);
fwrite(mode,sizeof(char),MODE_LEN,out_file);
fwrite((char *)&clock_freq,sizeof(double),l,
                                    out_file);
fwrite((char *)&samp_freq, sizeof(double),l,
                                    out_file);
fwrite((char *)&num_pts,sizeof(int),l,
                                    out_file);
fwrite((char *)intdata, sizeof(int), NOM_DFT_POINTS,out_file);
fclose (out_file);
```



```
puts("Set up histogram input sine wave and hit"); puts("RETURN to start data accquisition. \(\backslash n \backslash n \backslash n ") ;\) getch();
```

```
/* zero out histogram array
*/
for( i = 0; i < RESOLUTION; i++)
/* Throw out 10 samples.*/
for ( i = 0; i < 10; i++)
inp(PORTB);
/* Take valid data.
*/
```

```
for( j = 0; j < ( NUM_HIS_POINTS / LOOP_SIZE );
```

for( j = 0; j < ( NUM_HIS_POINTS / LOOP_SIZE );
j++ )
j++ )
{
printf(" %i",j);
for(i = -1; i++ < LOOP_SIZE;)
{
while( l (0x0l \& (int)inp(PORTA) ))
;
data[i] = inp(PORTB);
}
for( i = 0; i < LOOP_SIZE; i++ )
{hist[(int)data[i]] = hist[(int)data[i]] + l;
}
}
puts("Some data");
for ( i = 0; i < RESOLOTION; i++ )
printf("%i %f\n",i;hist[i]);
/* Enter output filename.
*/
puts("Enter the histogram output data filename.");
puts("An example is: hnrc0lf8.out");
scanf("%s",filename);
printf("The output filename is: %s\n\n\n",filename);
/* Write out data and information to output
/* file in binary format.
out_file = fopen(filename,"w+b");
fwrite(date,sizeof(char),DATE_LEN, out_file);
fwrite(chip_number,sizeof(char),CHIP_NO_LEN,
out_file);

```
        fwrite(lot_number, sizeof(char),LOT_NO_LEN,
                                    out_file);
        fwrite(mode,sizeof(char),MODE_LEN,out_file);
        fwrite((char *)&clock_freq, sizeof(double).l,
                                    out_file):
            fwrite((char *)&samp_freq, sizeof(double),l,
                                    out_file);
            fwrite((char *)&num_pts,sizeof(int),l,
                out_file);
            fwrite((char *)hist, sizeof(double),
                        RESOLOTION,Out_file);
            fclose(out_file):
    }
exit(0):
}
```

```
/***************************************************t*******
SOURCE FILE: dyhis.c
FUNCTION: main()
DESCRIPTION: This program reads in the data and
information taken in a dynamic histogram
test of the hcll ADC. The data
manipulated with methods described by
Doerfler.
DOCDMENTATION
FILES: None.
ARGUMENTS: None.
RETORN: ascii file containing data and
information
FUNCTIONS
CALLED: none.
ADTHOR: Jeffrey C. Daniels
DATE CREATED: 6-30-87
REVISIONS: None.
#include <stdio.h>
*include <conio.h>
#include <math.h>
#include "local.h"
char in_filename[STRING_LEN],
    out_filename[STRING_LEN],
    mode[MODE_LEN],
    chip_number[CHIP_NO_LEN],
    date[DATE_LEN],
    lot_number[LOT_NO_LEN];
double samp_freg,
    fund_freq,
    clock_freq,
    max_mag;
```

```
double hist[RESOLUTION],
    voltage[RESOLUTION],
    diff[RESOLOTION],
    cum_his,
    lsb;
```

int numpts:
FILE *in_file,
*out_file;
main()
\{
register i;
puts("\n\nEnter the input filename.");
scanf("\%s", infilename):
/* Open file to read in data, stop program if $\quad$ */
/*ile cannot be opened.

/* Read in data and information.
*/
fread (date, sizeof(char), DATE_LEN,in_file);
printf("date $=8 s \backslash n \backslash n^{\prime \prime}$, date) ;
fread(chip_number, sizeof(char), CHIP_NO_LEN,
infile):
printf("The chip number is os $\backslash n \backslash n^{\prime \prime}$, chip_number);
fread (lot_number, sizeof (char), LOT_NO_LEN, in_file);
printf("The lot number is \%s $\ln \backslash \mathrm{n}^{\prime \prime}$, lot_number);
fread (mode, sizeof (char) , MODE_LEN, in_file);
printf("The mode is ss $\backslash n \backslash n^{\prime \prime}$, mode);
fread ((char *) \&clock_freg, sizeof(double), l,in_file);
printf("clock_freq is \%f $\backslash n \backslash n^{*}$, clock_freq) ;
fread ((char *)\&samp_freq, sizeof(double), l,in_file);
printf("samp_freq $=\% \bar{f} \backslash n \backslash n^{\prime \prime}$, samp_freq);
fread ((char *) \&num_pts,sizeof(int), l,in_file);
printf("num_pts $\left.=\% i \backslash n \backslash n^{\prime \prime}, n u m \_p t s\right) ;$

```
fread((char *)hist, sizeof(double), num_pts,in_file);
```

```
/* For this algorithm the amplitude of the input
/* waveform is normalized to fall between -l and
/* l volts.
```

lsb = 2.0 / pow( (double)2,(double) NUM_BITS);
cum_his = hist[0];
voltage[0] = -cos(PI * cum_his / NUM_HIS_POINTS);
for ( i = 1; i < RESOLOTION; i++ )
cum_his = cum_his + hist[i];
voltage[i] = - cos( PI * cum_his
( NUM_HIS_POINTS );
diff[i-l] = ( voltage[i] - voltage[i-1])
/ 1sb - 1;
}

```
/* Write information and data to output file. */
printf("\n\nThe input filename was: \(8 s \backslash n \backslash n\) ",
                                    in_filename);
puts (" \(\backslash n \backslash n \backslash n E n t e r\) the filename for the ");
puts("histogram data."):
puts(" \(\backslash n A n\) example - - a:hnr0lf8. \(\left.\backslash n \backslash n^{\prime \prime}\right)\);
scanf("\%s", out_filename):
out_file \(=\) fopen(out_filename, "w"):
fprintf(out_file," 8 s \%iHz ofs \%s \(\backslash \mathrm{n}^{\prime \prime}\),
                        out_filename, (int) (samp_freq),
                                    chip_number, \(\overline{\text { lot_number }) ; ~}\)
for ( \(i=0\); \(i<R E S O L O T I O N ; ~ i++)\)
    fprintf(out_file,"oi of \(f\) ( \(n\) ", i,hist [i]):
fclose(in_file);
fclose (out_file):

puts ("output data.");
puts("\nAn example - - a:dnrolf8. \n\n"):
scanf("8s", out_filename):
out_file = fopen(out_filename, "w");
fprintf(out_file, "\%s oikz os \%s \(\mathrm{n}^{\prime \prime}\) ",
    out_filename, (int)(samp_freq),
                                    chip_number, lot_number);
                                    B-21
```

    for ( i = 0; i < RESOLUTION; i++ )
    fprintf(out_file,"o夂i %f \n",i,diff[i]);
    fclose(in_file):
    fclose(out_file);
    exit(0);
    ```
```

* 

SOORCE FILE: dyfft.c
FUNCTION: main()
DESCRIPTION: This program reads in the data and
information taken in a dynamic test of
the hcll ADC. The data is first
normalized to a range between 0 and l,
windowed with a Von Honn window, taken
through a fast fourier transform, and
then the log magnitude is taken. This
final result is then placed into an
output file to be plotted.
DOCUMENTATION
FILES:
None.
ARGUMENTS: None.
RETURN: ascii file containing data and
information
FUNCTIONS
CALLED: normalize_data();
window_data();
fft();
ADTHOR: Jeffrey C. Daniels
DATE CREATED: 6-9-87
REVISIONS: None.
\#include <stdio.h>
*include <conio.h>
\#include <math.h>
\#include "cmath.h"
*include "complex.h"
\#include "local.h"
DCOMPLEX input_data[NUM_DFT_POINTS],
trans_data[NUM_DFT_POINTS],
z[NOM_DFT_POINTS]; /* COMPLEX work array */
int data[NOM_DFT_POINTS];

```
```

char in_filename[STRING_LEN],
out_filename[STRING_LEN],
mode[MODE_LEN];
chip_number[CHIP_NO_LEN].
date[DATE_LEN].
lot_number[LOT_NO_LEN];
double freqs[NOM_DFT_POINTS];
double samp_freq,
fund_freq,
clock_freq,
max_mag;
int numpts,
act_len;
FILE *in_file,
*out_file;
main()
{
register 1;
puts("\n\nEnter the input filename.");
scanf("%s",in_filename);
/* Open file to read in data, stop program if
/* file cannot be opened.
if(( in_file = fopen(in_filename,"r+b")) == NULL )
{
printf("%s could not be opened or doesn't",
" exist.\n\n",in_filename);
exit(1);
}
/* Read in data and information.
*/
fread(date,sizeof(char),DATE_LEN,in_file);
printf("date = %s\n\n",date);
fread(chip_number, sizeof(char),CBIP_NO_LEN,
in_file);
printf("The chip number is %s\n\n",chip_number);
fread(lot_number, sizeof(char),LOT_NO_LEN,in_file);
printf("The lot number is %s\n\n",lot_number);
fread(mode,sizeof(char),MODE_LEN, in_file);
printf("The mode is is \n\n",mode);

```
```

    fread((char *)&clock_freq,sizeof(double),l,in_file);
    printf("clock_freq is %f<br>n\n",clock_freq);
fread((char *)\&samp_freq,sizeof(double),l,in_file);
printf("samp_freq = %f<br>n\n",samp_freq);
fread((char *)\&num_pts,sizeof(int),l,in_file);
printf("num_pts = %i\n\n",num_pts);
fread((char *)data,sizeof(int), num_pts,in_file);
puts("some data");
for( i = 0; i < 20; i++)
printf("%i\n",data[i]);
/* Transform data from integer to
/* complex array.

```
for ( i = 0; i < num_pts; i++)
```

for ( i = 0; i < num_pts; i++)
input_data[i] = cmplx((double)data[i],0.0);
input_data[i] = cmplx((double)data[i],0.0);
/* Normalize data between to an lsb. */
puts("Normalizing data.");
normalize_data( input_data,trans_data,num_pts );
/* Window the input data.
*/
puts("Windowing data"):
window_data( trans_data, num_pts );
/* Perform fast fourier transform.
*/
puts("Performing fft");
act_len = fft( trans_data, trans_data,
num_pts, DFT_N);
/* Find the log magnitude of frequency data. */
puts("Finding magnitude of data.");
max_mag = 0.0;
/* Take out dc offset. */
trans_data[0].re = le-4;
trans_data[l].re = le-4;
trans_data[2].re = le-4;
trans_data[0].im = 0.0;
trans_data[l].im = 0.0;
trans_data[2].im= 0.0;
for ( i = 3; i < act_len / 2; i++ )

```
                                    B-25
```

    {
        trans_data[i].re = cmag( trans_data[i]);
        trans_data[i].im=0.0;
        if (trans_data[i].re < le-5 )
            trans_data[i].re = le-5;
        if ( trans_data[i].re > max_mag )
        max_mag = trans_data[i].re;
        printf("max_mag = %f at pt. %i\n",max_mag,i);
            }
    }
/* Convert results to dBs and produce /* frequency arrary.

```
    fund_freq = samp_freq / act_len;
```

    fund_freq = samp_freq / act_len;
    puts("Finding dBs.");

```
```

for ( $i=0$; $i<a c t \_l e n / 2 ; i++$ )

```
for ( \(i=0\); \(i<a c t \_l e n / 2 ; i++\) )
        trans_data[i].re \(=20.0\)
        trans_data[i].re \(=20.0\)
                        * loglo(trans_data[i].re / max_mag);
                        * loglo(trans_data[i].re / max_mag);
        freqs[i] = (double)i * fund_freq;
        freqs[i] = (double)i * fund_freq;
    \}
    \}
/* Write information and data to output file. */
    printf("\n\nThe input filename was: %s\n\n",
                                    in_filename);
    puts("\n\n\nEnter the filename for the ");
    puts("output data.");
    puts("\nAn example - - a:data.out \n\n");
    scanf("%s",out_filename);
    out_file = fopen(out_filename, "w");
    fprintf(out_file,"%s %i|z ofs %s\n",
                        out_filename,(int)(samp_freq),
                                    chip_number, lot_number);
    for ( i = 0; i < act_len / 2; i++)
        fprintf(out_file,"多㚈%i\n",freqs[i],
                                    trans_data[i].re,i);
    fclose(in_file);
    fclose(out_file);
    exit(0);
}
```

```
/*
    SODRCE FILE: normal.c
    FUNCTION: VOID normalize_data(x,y,num_pts)
    DESCRIPTION: This function normalizes data from an
        ADC to the range between 0 and l.
    DOCDMENTATION
        FILES:
        ARGUMENTS: x - DCOMPLEX * - pointer to complex array
            y - DCOMPLEX * - pointer to complex array
            num_pts - int - number of points in
                                    the arrays
    RETURN: None.
    FUNCTIONS
    CALLED: None.
    AUTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-9-87
    REVISIONS: None.
#include <math.h>
#include "complex.h"
#include "local.h"
VOID normalize_data(x,y, num_pts)
    DCOMPLEX *x,
        *Y;
    int num_pts;
    {
        register i;
        double lsb;
        lsb = (VHIGH - VLOW) / pow( (double)2, (double)NOM_BITS);
        for (i=0; i < num_pts; i++)
            {
            y[i].re = x[i].re * Isb;
            y[i].im = 0.0;
            }
        return;
    }
```

```
    **
    * SOURCE FILE: window.c
    FUNCTION: VOID window_data( x, num_pts )
    DESCRIPTION: This function windows data in the array
        x with a Von Bann window.
    DOCUMENTATION
    FILES: None.
    ARGUMENTS: x - DCOMPLEX * - pointer to complex array
                                num_pts - int - number of points in the
                                    window
    RETORN: None.
    FUNCTIONS
    CALLED: None.
    AUTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-9-87
    REVISIONS: None.
```

```
#include <math.h>
```

\#include <math.h>
\#include "cmath.h"
\#include "cmath.h"
\#include "complex.h"
\#include "complex.h"
\#include "local.h"
\#include "local.h"
extern DCOMPLEX z [NOM_DFT_POINTS];
extern DCOMPLEX z [NOM_DFT_POINTS];
VOID window_data( x, num_pts )
VOID window_data( x, num_pts )
DCOMPLEX *x;
DCOMPLEX *x;
int num_pts;
int num_pts;
{
{
register i;
register i;
double multiplier;
double multiplier;
/* Create a Von Hann window. */
/* Create a Von Hann window. */
for( i = 0; i < num_pts; i++ )
for( i = 0; i < num_pts; i++ )
multiplier = 0.5 * ( 1.0 -
multiplier = 0.5 * ( 1.0 -
cos(2.0 * PI * i / num_pts ));
cos(2.0 * PI * i / num_pts ));
z[i].re = multiplier;

```
        z[i].re = multiplier;
```

                                    B-2 8
    ```
        zli].im=multiplier;
    }
```

/* Now multiply data by the window.
for ( $1=0 ; i$ ( numpts; $i++$ )
$x[1]=\operatorname{cmult}(x[i], z[i]) ;$
return;
)
SOURCE FILE: fft.c
FUNCTION: int fft(x,y,n,inverse)
DCOMPLEX *X,
*Y;
int n,inverse;
DESCRIPTION: This function performs the decimation in
frequency fast fourier transform.
DOCUMENTATION
FILES:
None.
ARGUMENTS: x - - pointer to DCOMPLEX input array
Y - - pointer to DCOMPLEX output array
n - - the desired length of the DFT
( or inverse DFT ) to be performed.
inverse - - a flag to indicate whether
a forward DFT or an inverse DFT
is to be performed
equal to: DFT : forward DFT ( with
multiplier of l )
DFT_N : forward DFT ( with
multiplier of l/n )
IDFT : inverse DFT ( with
multiplier of l )
IDFT_N : inverse IDFT ( with
multiplier of }1/n
RETURN: actual length of the DFT ( IDFT ) performed
If the desired length, }n\mathrm{ , is an integer
power of 2, then the actual length is
equal to n. Otherwise, the actual length
is the largest integer power of 2 which is
less than n.
FUNCTIONS
CALLED: DCOMPLEX cexpon();
AOTHOR: Jeffrey C. Daniels
DATE CREATED: 6-3-87
REVISIONS: None.

```
```

\#include <math.h>
\#include "cmath.h"
\#include "complex.h"
\#include "local.h"
extern DCOMPLEX z[NUM_DFT_POINTS];
int fft(x,y,n,inverse)
DCOMPLEX *X,
*y;
int n,inverse;
{
int dft_length,i,iter_num,
j,k,l,length,
m,num_blocks,
offset,sign;
double mult_fac,theta;
DCOMPLEX tempc;
/* Find actual length of the DFT of IDFT to be performed. */
length = 2;
while ( length < n )
length = length * 2;
if ( length l= n )
length = length / 2;
/* Determine whether DFT or IDFT and also the
/* multiplication factor.

```
switch ( inverse )
```

switch ( inverse )
{
{
case DFT_N:
case DFT_N:
sign = l;
mult_fac = 1.0 / (double)length;
break;
case IDFT:
sign = -1;
mult_fac = 1.0;
break;
case DFT:
default:
sign = l;
mult_fac = 1.0;
break;
sign = -l;
mult_fac = 1.0 / (double)length;
}

```
/* Copy input array into output array if the pointers
/* are not to the same array.
```

```
    if ( \(\mathrm{x} \mid=\mathrm{y}\) )
```

    if ( \(\mathrm{x} \mid=\mathrm{y}\) )
    for ( \(i=0 ; i<l e n g t h\); \(i++\) )
    for ( \(i=0 ; i<l e n g t h\); \(i++\) )
        \(\mathrm{y}[\mathrm{i}]=\mathrm{x}[\mathrm{i}]\);
        \(\mathrm{y}[\mathrm{i}]=\mathrm{x}[\mathrm{i}]\);
    /* Initialize variables
offset $=0$;
iter_num $=0$;
dft_Iength $=$ length;
/* Now perform the DFT or IDFT
while ( length $>=2$ )
num_blocks = (int) pow ( (double) 2.0, (double)iter_num);
iter_num $=$ iter_num +1 ;
length = length / 2;
offset $=0$;
for ( $i=1 ; i<=$ num_blocks; $i++$ )
for $(j=0 ; j<$ length; $j++$ )
for $(j=0 ; j<$ length; $j++$ )
$\mathrm{m}=\mathrm{j}+$ offset;
$z[m]=\operatorname{cadd}(y[m], y[m+$ length] );
$z[m+$ length $]=\operatorname{cmult}(\operatorname{csub}(y[m], y[m+$ length] $)$,
cexpon( -(double)sign *PI
* (double)j
/ (double )length ));
\}
offset $=$ length * $2+$ offset;
\}
for ( $i=0 ; i<d f t \_$length; $i++$ )
$y[i]=z[i]$;
\}
/* Now unscramble the DFT ( or IDFT ) coefficients

```
\[
\begin{aligned}
& \text { \{ } \\
& \text { if (icj) } \\
& \text { temp }=y[j] ; \\
& y[j]=y[i] ; \\
& \}^{y[i]}=\text { temp; } \\
& k=\text { dft_length / } 2 \text {; }
\end{aligned}
\]
```

$$
\begin{aligned}
& \text { while ( } k<=j \text { ) } \\
& \begin{array}{l}
\left\{\begin{array}{l}
j=j-k ; \\
k
\end{array}=k / 2 ; ~\right.
\end{array} \\
& \text { \} } \\
& j^{j=j+k i} \\
& \text { /* Now multiply by the multiplication factor }
\end{aligned}
$$

```
/**
    SODRCE FILE: cadd.c
    FUNCTION: DCOMPLEX cadd ( }x,y\mathrm{ y 
    DCOMPLEX x,y;
    DESCRIPTION: This function performs the addition of
    the two DCOMPLEX numbers }x\mathrm{ and }y\mathrm{ .
    DOCUMENTATION
    FILES
    None.
    ARGUMENTS: x - DCOMPLEX number
    y - DCOMPLEX number
    RETURN: result of the DCOMPLEX addition
    of }x\mathrm{ and }
    FUNCTIONS
    CALLED: None.
    *
    * AUTHOR: Jeffrey C. Daniels
    *
    *
    DATE CREATED: 6-2-87
    *
    REVISIONS: None.
#include "complex.h"
DCOMPLEX cadd(x,y)
    DCOMPLEX x,y;
    {
        DCOMPLEX z;
    z.re = x.re + y.re;
    z.im = x.im + Y.im;
    return(z);
}
```

```
/****************************************************************
    *
    * SOURCE FILE: csub.c
FUNCTION: DCOMPLEX csub (x,y)
    DCOMPLEX X;Y;
DESCRIPIION: This function performs the substraction
    of the two DCOMPLEX numbers }x\mathrm{ and }Y\mathrm{ .
DOCUMENTATION
FILES: None.
ARGUMENTS: x - DCOMPLEX number
Y - DCOMPLEX number
RETURN: result of the DCOMPLEX subtraction of
x and y
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 6-2-87
REVISIONS: None.
#include "complex.h"
DCOMPLEX csub(x,y)
    DCOMPLEX x,y;
    {
    DCOMPLEX z;
    z.re = x.re - y.re;
    z.im = x.im - y.im;
    return(z);
}
```

```
/**
SOURCE FILE: cdiv.c
    FUNCTION: DCOMPLEX cdiv(x,y)
    DCOMPLEX X;Y;
    DESCRIPTION: This function performs the division of
    the two DCOMPLEX numbers }x\mathrm{ and }Y\mathrm{ .
    DOCUMENTATION
    FILES
        None.
    ARGUMENTS: }x\mathrm{ - DCOMPLEX number
        Y - DCOMPLEX number
    RETURN: result of the DCOMPLEX division of
        x and y
    FUNCTIONS
    CALLED: None.
    AOTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-2-87
    REVISIONS: None.
```

```
*include "complex.h"
```

*include "complex.h"
DCOMPLEX cdiv(x,y)
DCOMPLEX cdiv(x,y)
DCOMPLEX x,Y;
DCOMPLEX x,Y;
{
{
DCOMPLEX z;
DCOMPLEX z;
z.re = ( x.re * y.re + x.im * y.im)
z.re = ( x.re * y.re + x.im * y.im)
(Y.re * Y.re + Y.im * Y.im);
(Y.re * Y.re + Y.im * Y.im);
z.im = (x.im * Y.re - x.re * y,im)
z.im = (x.im * Y.re - x.re * y,im)
/ (Y.re * Y.re + Y.im * Y.im );
/ (Y.re * Y.re + Y.im * Y.im );
return(z);
return(z);
}

```
}
```

```
/*
    * SOURCE FILE: cexpon.c
    FUNCTION: DCOMPLEX cexpon(theta)
    double theta;
    DESCRIPTION: This function performs the operation of
    exp(j * theta).
    DOCUMENTATION
    FILES: None.
    ARGUMENTS: theta - double
    RETURN: the DCOMPLEX number exp( j * theta)
    FUNCTIONS
    CALLED: None.
    AUTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-2-87
    REVISIONS: None.
```

```
#include <math.h>
```

\#include <math.h>
\#include "complex.h"
\#include "complex.h"
DCOMPLEX cexpon(theta)
DCOMPLEX cexpon(theta)
double theta;
double theta;
{
{
DCOMPLEX z;
DCOMPLEX z;
z.re=cos(theta);
z.re=cos(theta);
z.im = sin(theta);
z.im = sin(theta);
return(z);
return(z);
}

```
}
```

```
/*
    * SOURCE FILE: cmplx.c
    * FUNCTION: DCOMPLEX cmplx(x,y)
    double x,y;
    DESCRIPTION: This function makes a DCOMPLEX number
                from the two double numbers }x\mathrm{ and }y\mathrm{ .
    * DOCUMENTATION
    * FILES: None.
    *
    ARGOMENTS: x - double number
        y - double number
    *
    * RETURN: the DCOMPLEX number x + jy
    * FUNCTIONS
    * CALLED: None.
    * AUTHOR: Jeffrey C. Daniels
    * DATE CREATED: 6-2-87
    * DATE CREATED& 6-2-87
    * REVISIONS: None.
*include "complex.h"
DCOMPLEX cmple(x,y)
    double x,y;
    {
    DCOMPLEX z;
    z.re = x;
    z.im = Y;
    return(z);
}
```

```
**
    * SOURCE FILE: cneg.c
    * FUNCTION: DCOMPLEX cneg(x)
    * DCOMPLEX x:
    DESCRIPTION: This function performs the negation of
        the DCOMPLEX number x.
    DOCDMENTATION
    FILES: None.
    ARGUMENTS: x - DCOMPLEX number
    RETORN: result of the negation of }
    FUNCTIONS
    CALLED: None.
    AUTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-2-87
    REVISIONS: None.
```

```
*include "complex.h"
```

*include "complex.h"
DCOMPLEX cneg(x)
DCOMPLEX cneg(x)
DCOMPLEX
DCOMPLEX
x;
x;
{
DCOMPLEX 2;
z.re = - x.re;
z.im = - x.im;
return(z);
}

```
```

*     * SOURCE FILE: cmag.c
    * FUNCTION: double cmag(x)
    * DCOMPLEX x;
    * 
    * DESCRIPTION: This function finds the magnitude of the
DCOMPLEX number x.
DOCUMENTATION
FILES: None.
ARGUMENTS: x - DCOMPLEX number
RETURN: double - the magnitude of }
FUNCTIONS
CALLED: None.
AOTHOR: Jeffrey C. Daniels
DATE CREATED: 6-2-87
REVISIONS: None.

```
```

\#include <math.h>

```
#include <math.h>
#include "complex.h"
#include "complex.h"
double cmag(x)
double cmag(x)
    DCOMPLEX x;
    DCOMPLEX x;
    {
    {
        double z;
        double z;
        z = sqrt( x.re * x.re + x.im * x.im );
        z = sqrt( x.re * x.re + x.im * x.im );
        return(z);
        return(z);
    }
```

    }
    ```
```

/**
SOURCE FILE: cmagsq.c
FUNCTION: double cmagsq(x)
DCOMPLEX z;
DESCRIPTION: This function finds the magnitude squared
of the DCOMPLEX number }x\mathrm{ .
DOCUMENTATION
FILES: None.
ARGUMENTS: x - DCOMPLEX number
RETURN: double - the magnitude squared of }
FUNCTIONS
CALLED: None.
AOTHOR: Jeffrey C. Daniels
DATE CREATED: 6-2-87
REVISIONS: None.
\#include "complex.h"
double cmagsq(x)
DCOMPLEX x;
{
double z;
z= x.re * x.re + x.im * x.im;
return(z);
}

```
```

/*
SOURCE FILE: cmult.c
FUNCTION: DCOMPLEX cmult(x,y)
DCOMPLEX x,Y;
DESCRIPTION: This function performs the multiplication
of the two DCOMPLEX numbers }x\mathrm{ and }Y\mathrm{ .
DOCUMENTATION
FILES:
None.
ARGUMENTS: x - DCOMPLEX number
Y - DCOMPLEX number
RETURN: result of the DCOMPLEX multiplication of
x and Y
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 6-2-87
REVISIONS: None.

```
```

\#include "complex.h"

```
#include "complex.h"
DCOMPLEX cmult(X,Y)
DCOMPLEX cmult(X,Y)
    DCOMPLEX X,Y;
    DCOMPLEX X,Y;
    {
    {
    DCOMPLEX z;
    DCOMPLEX z;
    z.re = x.re * Y.re - x.im * Y.im;
    z.re = x.re * Y.re - x.im * Y.im;
    return(z);
    return(z);
}
```

}

```
```

/*
SOURCE FILE: harmonl.c
FUNCTION: main()
DESCRIPTION: This program is used to find the
location of harmonics in the DFT window.
DOCUMENTATION
FILES:
None.
ARGUMENTS: None.
RETORN: ascii file containing 20 * logl0 of the
frequency data.
FUNCTIONS
CALLED:
fft(x,y,n,inverse)
DCOMPLEX *x,*y;
int n,inverse
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 6-15-87
REVISIONS: 6-23-87 Threw out Doerfler's algorithm
and used my own.
\#include <stdio.h>
\#include <conio.h>
finclude <math.h>
*include "cmath.h"
\#include "complex.h"
\#include "local.h"
DCOMPLEX x[NUM_DFT_POINTS]:
DCOMPLEX Y[NUM_DFT_POINTS];
DCOMPLEX z[NUM_DFT_POINTS];
double freqs[NUM_DFT_POINTS];
main()
{
char out_filename[STRING_LEN + l];
int inverse=DFT_N;
int n;
int act_len;
int i,j;

```
```

    float inp_float;
    double ampli,
        delta,
        frequency,
        fund_freq,
        max_mag,
        samp_freq,
        w;
    FILE *out_file;
    puts("Enter the frequency of sine wave desired.");
    scanf("%f",&inp_float);
    frequency = (double)inp_float;
    printf("frequency = %f\n\n",frequency);
    puts("Enter the sampling frequency.");
    scanf("%f",&inp_float);
    samp_freq = (double)inp_float;
    printf("samp_freq = %f \\n\n",samp_freq);
    puts("Enter the number of points desired.");
    scanf("%i",&n);
    printf(" n = %i\n\n",n);
    w = TWOPI * frequency / samp_freq;
    for ( j = 1; j < 10; j++)
        printf("oi ",j):
        ampli = pow( (double)10.0, (double)(l-j) );
        for (i = 0; i< <n; i++)
            x[i].re = x[i].re + ampli
            x[i].im=0.0;
        }
    }
    /* Window data. */
puts(" *);
puts("Windowing data.");
window_data(y,act_len);
/* Perform Fast Fourier Transform. */
puts("Performing FFT");
act_len = fft(x,y,n,inverse);
B-44

```
```

    printf("Actual length = &i\n",act_len);
    puts("Finding magnitude");
    max_mag = 0.0;
    /* Find the magnitude of frequency data. */
for ( i = 0; i < act_len; i++)
{
y[i].re = cmag( y[i]);
if( y[i].re < le-300 )
y[i].re = le-l5;
if ( Y[i].re >= max_mag )
max_mag = y[i].re;
Y[i].im = 0.0;
/* Convert results to dBs. */
puts("Finding dBs.\n");
fund_freq = samp_freq / act_len;
for ( i = 0; i < act_len; i++ )
y[i].re = 20.0 * log10(y[i].re / max_mag);
freqs[i] = fund_freq * i;
}
/* Write out information to a data file. */
puts("Enter the output data filename.");
scanf("\&s",out_filename);
out_file = fopen(out_filename,"w");
fprintf(out_file,"\&s %i\#z \n",out_filename,
(int)samp_freq);
for( i = 0; i < act_len/2; i++)
fprintf(out_file,"\&f \&f\n",freqs[i],y[i].re);
fclose(out_file);
exit(0);
}

```
```

/**
* SOURCE FILE: qntzl.c
FUNCTION: main()
DESCRIPTION: This program is used to find the spectrum
of an ideal ADC.
DOCUMENTATION
FILES: None.
ARGUMENTS: None.
RETURN: ascii file containing 20 * logl0 of the
frequency data.
FUNCTIONS
CALLED: fft(x,y,n,inverse)
DCOMPLEX *x,*y;
int n,inverse
window ( x,n )
DCOMPLEX *x;
int n;
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 7-15-87
REVISIONS: Created from datgen.c.
*
\#include <stdio.h>
|include <conio.h>
\#include <math.h>
\#include "cmath.h"
\#include "complex.h"
*include "local.h*
DCOMPLEX x[NOM_DFT_POINTS].
Y[NUM_DFT_POINTS],
z[NUM_DFT_POINTS];
double fregs[NOM_DFT_POINTS];

```
```

main()
{
char out_filename[STRING_LEN + l];
Int inverse=DFT_N;
int n;
int act_len;
int i,num_bits;
float inp_float;
double ampli,
frequency,
fund_freq,
lsb,
max_mag,
samp_freq,
vhigh, vlow,
w;
FILE *out_file;
puts(" ");
puts("Enter the number of bits of the ADC");
scanf("%i",\&num_bits);
printf("Number of bits = \&i\n\n",num_bits);
puts("Enter the high reference voltage");
scanf("\&f",\&inp_float);
\nablahigh = (double)inp_float;
printf("Bigh reference voltage = %f\n\n", vhigh);
puts("Enter the low reference voltage");
scanf("qf",\&inp_float);
vlow = (double)inp_float;
printf("Low reference voltage = %f\n\n", Vlow);
puts("Enter the frequency of sine wave desired.");
scanf("qf",\&inp_float);
frequency = (double)inp_float;
printf("frequency = %f\n\n",frequency);
puts("Enter the sampling frequency.");
scanf("qf",\&inp_float);
samp_freq = (double)inp_float;
printf("samp_freq= %f\n\n",samp_freq);
puts("Enter the number of points desired.");
scanf("\&1",\&n);
printf(" n = %i\n\n",n);
ampli=( vhigh - vlow ) / 2.0;
w = TWOPI * frequency / samp_freq;

```
                                    B-47
```

        lsb = (vhigh - vlow )
        / pow( (double)2.0,(double)num_bits);
    for (i=0;i< < n; i++)
        x[i].re=ampli * sin(w * i);
        x[i].im = 0.0;
    /* Quantize data to NUM_BITS.
*/
puts("Quantizing data"):
for ( i = 0; i < n; i++ )
y[i].re = lsb * floor( x[i].re / lsb );
/* Window data. */
puts("Windowing data");
window_data ( Y,n );
/* Perform Fast Fourier Transform. */
puts("Performing FFN");
act_len = fft(y,y, n,inverse);
printf("Actual length = %i\n",act_len);
puts("Finding magnitude");
max_mag = 0.0;
/* Find the magnitude of frequency data. */
for ( i = 0; i < act_len / 2; i++)
y[i].re = cmag(y[i]);
if(y[i].re < le-7)
y[i].re = le-7;
if ( y[i].re > max_mag )
max_mag = y[i].re;
}[i].im=0.0;
/* Convert results to abs. */
puts("Finding dBs.\n");
fund_freq = samp_freq / act_len;

```
```

    for ( i=0; i < act_len / 2; i++)
        y[i].re = 20.0 * logl0(y[i].re / max_mag);
        freqs[i] = fund_freq * i;
    }
    /* Write out information to a data file. */
puts("Enter the output data filename.");
scanf("%s",out_filename);
out_file = fopen(out_filename,"w");
fprintf(out_file,"%s %iHz %i bits\n",
out_filename,(int)samp_freq,num_bits);
for(i=0; i < act_len / 2; i++)
fprintf(out_file,"名f of f %i\n",
freqs[i],y[i].re,i);
fclose(out_file):
exit(0);
}

```
```

/**
SOURCE FILE: local.h
FUNCTION: include file
DESCRIPTION: This file is an include file containing
various definitions used in many
functions.
DOCUMENTATION
FILES:
None.
ARGUMENTS: None.
RETORN: None.
FUNCTIONS
CALLED: None.
AUTHOR: Jeffrey C. Daniels
DATE CREATED: 6-3-87
*
* REvISIONS: None.

```
```

\#ifndef _local

```
#ifndef _local
#define _local
#define _local
#define FALSE 0
#define FALSE 0
#define TRUE l
#define TRUE l
#define NO 0
#define NO 0
#define YES I
#define YES I
#define VOID void
#define FOREVER for(;;)
\begin{tabular}{ll} 
\#define PI & 3.141592653589793 \\
\#define TWOPI & 6.283185307179586 \\
\#define RADDEG & 0.017453292519943 \\
\#define DEGRAD & 57.29577951308232
\end{tabular}
#define DFT 0 /* Forward DFT with multiplier of 1.0 */
#define DFT_N 1 /* Forward DFT with multiplier of 1.0/N */
#define IDFT 2 /* Inverse DFT with multiplier of 1.0 */
#define IDFT_N 3 /* Inverse DFT with multiplier of 1.0/N */
#define NUM_DFT_POINTS 4096
#define NUM_HIS_POINTS 327680
```

```
#define LOOP_SIZE 4096
#define STRING_LEN 80
#define CHIP_NO_LEN 20
#define DATE_LEN
#define MODE_LEN 2
8
#define LOT_NO_LEN 3
#define PORTA 0x380 /* Ports on IBM PCXT Metrabyte */
#define PORTB 0x381
#define PORTC 0x382
#define CONTROL 0x383
#define PPI_CONFIG 0xb6
#define VHIGH 5
#define VLOW 0
#define NUMBITS 8
#define RESOLOTION }25
/* Funtion definitions. */
VOID window_data();
VOID normalize_data();
int fft();
#endif
```

```
/**
    * SOURCE FILE: cmath.h
    FUNCTION: include file
    DESCRIPTION: This file is an include file containing
                                    the definitions for the functions
                                    involving COMPLEX numbers.
    DOCUMENTATION
    FILES: None.
    ARGUMENTS: None.
    RETURN: None.
    FUNCTIONS
    CALLED: None.
    AOTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-2-87
*
* REVISIONS: None.
#ifndef _cmath
#define _cmath
#include "complex.h"
DCOMPLEX cadd();
DCOMPLEX csub();
DCOMPLEX cmult();
DCOMPLEX cdiv();
DCOMPLEX cmplx();
DCOMPLEX cexpon();
DCOMPLEX cneg();
double cmag();
double cmagsq();
double cphase();
double cphased();
#endif
```

```
/**
    SOURCE FILE: complex.h
    FUNCTION: include file
    DESCRIPTION: This file is an include file containing
        the definitions for the DCOMPLEX data
        structure. A DCOMPLEX number is just
        a double precision complex.
    DOCUMENTATION
    FILES: None.
    ARGUMENTS: None.
    RETORN: None.
    * FUNCTIONS
    * CALLED: None.
    * AUTHOR: Jeffrey C. Daniels
    DATE CREATED: 6-2-87
    *
    * REVISIONS: None.
#ifndef _dcomplex
#define _dcomplex
typedef struct dcomplex
    {
    double re,
        im;
    } DCOMPLEX;
#endif
```

Appendix C

End Point Transition Procedure 3,7

This procedure is an alternative to the histogram procedure for calculating integral non-linearity errors from a line that passes through the first and last transitions for the actual transfer function for an analog to digital (A/D) converter.

The following transfer function for an ideal, three bit, unipolar A/D is:


Figure C-l. Transfer function for an ideal 3-bit A/D.
where:

$$
v_{\mathrm{LSB}}=\mathrm{v}_{\mathrm{ref}} / 2^{n}
$$

and two measurable points with the coordinates are:
$C_{1}$ - first $A / D$ transition

$$
\begin{aligned}
& =\left(001, V_{\text {ref }} / 16\right) \text { or }\left(001, V_{\text {ref }} / 2^{n+1}\right) \\
C_{F S} & -1 \text { last } A / D \text { transition } \\
& =\left(111,13 V_{\text {ref }} / 16\right) \text { or }\left(2^{n}-1, V_{\text {ref }}-3 V_{\text {ref }} / 2^{n+1}\right)
\end{aligned}
$$

Transition voltages occur at

$$
V_{\text {tran }}=\left(V_{\text {ref }} / 2^{n+1}\right)(2 i-1) \text { for } i=1,2, \cdots, 2^{n-1}
$$

The equation of the 1 in through $C_{1}$ and $C_{F S}$ for an ideal A/D with some point ( $C, V$ ) on the transfer function is:

$$
\frac{c-c_{F S}}{c_{F S}-c_{1}}=\frac{v-v_{F S}}{v_{F S}-v_{1}}
$$

or

$$
\frac{c-2^{n}+1}{2^{n}-2}=\frac{v-v_{\text {ref }}+\left(3 / 2^{n+1}\right) v_{\text {ref }}}{v_{\text {ref }}-\left(3 / 2^{n+1}\right) v_{\text {ref }}-v_{\text {ref }} / 2^{n+1}}
$$

manipulating, if true endpoints, we can obtain:

$$
\begin{aligned}
\frac{c-2^{n}+1}{2\left(2^{n-1}-1\right)} & =\frac{v-2^{n+1}-v_{\text {ref }} 2^{n+1}+3 V_{\text {ref }}}{v_{r e f} 2^{n+1}-3 v_{\text {ref }}-v_{\text {ref }}} \\
& =\frac{V 2^{n+1} / v_{\text {ref }}-2^{n+1}+3}{2^{n+1}-4} \\
\frac{c-2^{n}+1}{2\left(2^{n-1}-1\right)} & =\frac{v 2^{n+1} / v_{r e f}-2^{n+1}+3}{4\left(2^{n-1}-1\right)} \\
c-2^{n}+1 & =v 2^{n+1} / 2 v_{\text {ref }}-2^{n+1} / 2+3 / 2
\end{aligned}
$$

$$
C-2
$$

This must equal the non-ideal equation. Therefore,

$$
\frac{a}{v_{L S B}}=\frac{c_{F S}-c_{F}}{V_{F S}-V_{F}}--->\quad a=v_{L S B} \frac{C_{F S}-c_{F}}{V_{F S}-v_{F}}
$$

and

$$
\frac{\mathrm{B}}{\mathrm{~V}_{\mathrm{LSB}}}+\frac{1}{2}=\frac{\mathrm{V}_{F S} \mathrm{C}_{\mathrm{F}}-\mathrm{V}_{\mathrm{F}} \mathrm{C}_{F S}}{\mathrm{~V}_{\mathrm{FS}}-\mathrm{V}_{\mathrm{F}}}
$$

yields:

$$
B=\frac{v_{F S} C_{F}-V_{F} C_{F S}}{V_{F S}-v_{F}}-\frac{1}{2} V_{L S B}
$$

Thus, all voltages obtained in taking ramp data must be multiplied by a and have $B$ added to them. This adjustment of the voltage removes gain and offset errors to from the data to then be used to calculate integral non-linearity errors at the transition points by the following equation:

$$
\operatorname{IN}(i)=\frac{V_{t}(i)-\left[V_{t}(1)+(i-1)(L S B)\right]}{L S B} \quad \text { LSB }
$$

where:

$$
i=0,1,2, \cdots, 2^{n-1}
$$

and $L S B=V_{\text {ref }} / 2^{n}$
The voltages corresponding to the transition points are found by searching the $A / D$ conversion results for a transition and then integral non-linearity errors are calculated. These voltages cannot be found if the $A / D$ conversion results have areas of non-monotonic behavior. The simple search for a transition will not yield a true transition point because of the non-monotonic behavior.

$$
c-4
$$

## References

1. Motorola Technical Data Adyance Information: MC68HCl1A8 HCMOS Single-Chip Microcomputer, (Phoenix, AZ: Motorola Literature Distribution, 1985).
2. Douglas $W$. Doerfler, "Techniques for Testing a 15-Bit Data Acquisition System," (MS Thesis, Department of Computer and Electrical Engineering, Kansas state University, 1985).
3. Analog Devices, Analogadigital Conyersion Handbook, (Englewood Cliffs, NJ: Prentice-Hall, Inc., 1986).
4. Steven Douglas Draving, "An Evaluation of the MC68HClla8 Single-Chip Microcomputer as a Controller for Low-Power, Precision $A / D$ Converters," ( MS Thesis, Department of Computer and Electrical Engineering, Kansas State University, 1987).

5 Motorola, "M68HCllevB Evaluation Board User's Manual", (First Edition, Copyright 1986 by Motorola, Inc.).
6. Dave Holdeman, "Precision Voltage Reference," ( Research Report, Kansas State University, Department of Computer and Electrical Engineering, Project No. 2845, December $14,1984)$.
7. Dr. Donald H. Lenhert, "Personal Research Notes for Motorola Project", ( Nov. 7,1987, pp. 13-16).

The Static and Dynamic Characterization of the MC68ECllA8's Analog to Digital Converter by

Jeffrey Charles Daniels
B.S., Kansas State Oniversity, 1984

## AN ABSTRACT OP A MASTER'S THESIS

submitted in partial fulfillment of the requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY
Manhattan, Kansas


#### Abstract

The Motorola MC68HCllA8 (HCll) is a high speed, low power microcomputer with an onboard eight channel, multiplexed input, successive approximation analog to digital converter ( $A / D$ ) with sample and hold. This $A / D$ system is clocked by the HCll's $E$ clock or by an internal RC timer. This thesis presents three static and two dynamic testing methods used to test the $A / D$ in different configurations with the RC timer enabled and disabled and at different $E$ clock frequencies.

Several different lots of HClls from the mask of B96D were tested and three problems were discovered. These problems include isolated cases of errors induced by pattern sensitivity, consistent constant offsets when the $A / D$ is operated in various operational modes, and the problem of large errors being induced when the $A / D$ is clocked by its internal $R C$ timer. All of the errors discovered in dynamic tests had been previously found using static tests indicating that no large scale dynamic sensitivities exist for this mask.


[^0]:    Pigure 5-2 - ${ }^{\text {ANAL }}$ Transfer functions of $A / D$ in four conversion, single Input
    

