The Static and Dynamic Characterization of the MC68HC11A8's Analog to Digital Converter/

by

Jeffrey Charles Daniels

B.S, Kansas State University, 1984

A MASTER'S THESIS

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas

1988

Approved by:

ld A Kenhert

Major Professor

# Table of Contents

List of Figures	٠	iii
List of Tables	•	vii
Acknowledgments $\frac{eece}{1988}$	. v	iii
1.0 Introduction $\overset{\text{P36}}{\underset{c,2}{\overset{2}{\overset{2}{}}}}$		1
2.0 The Testing System	• •	3
3.0 Theory of Operation of the HCll's A/D Single Channel Operation	· · ·	9 12 13 13 13
4.0 Static Testing of the HCll's A/D	· · · · · ·	15 15 17 18 18
5.0 Static Testing Results	· · · ·	20 20 24 25 47
6.0 Dynamic Testing of the HCll's A/D	• • • • • •	48 50 51 53
7.0 Dynamic Testing Results of the HCll's A/D . Method l	• • • • • •	57 58 67 73
8.0 Summary and Recommendations	••	74
Appendix A	••	A-1
Appendix B	•••	B-1
Appendix C	•••	C-1
References	••	R-1

# List of Figures

Figure	2-1.	Static and Dynamic Testing Configuration . 4
Figure	2-2.	Interface Board Configuration 6
Figure	2-3.	Precision Voltage Reference Circuit 8
Figure	3-1.	A/D Control/Status Register 11
Figure	4-1.	Static Testing System 16
Figure	5-1.	Transfer Functions of A/D in four conversion, single input, input channel 1. Checking state of CCF bit
Figure	5-2.	Transfer Functions of A/D in four conversion, single input, input channel 1. Checking state of CCF bit 22
Figure	5-3.	Transfer Functions of four HClls in four conversion, single input, input channel 1. Checking state of CCF . 23
Figure	5-4.	Transfer Functions of A/D in four conversion, single input, input channel 1. Executing long delay
Figure	5-5.	Transfer Functions of A/D in four conversion, single input, input channel 1. Executing long delay
Figure	5-6.	Total errors of the A/D using the four conversion, single input, input channel 1 mode
Figure	5-7.	Total errors of the A/D using the four conversion, multiple input mode 30
Figure	5-8.	Total errors of the A/D using the continuous conversion, single input, input channel 1 mode
Figure	5-9.	Total errors of the A/D using the continuous conversion, multiple mode 32
Figure	5-10.	Differential non-linearity errors of the A/D using the four conversion, single input, input channel 1 mode 34

Figure 5-ll.	Differential non-linearity errors of the A/D using the four conversion, multiple input mode
Figure 5-12.	Differential non-linearity errors of the A/D using the continuous conversion, single input, input channel 1 mode
Figure 5-13.	Differential non-linearity errors of the A/D using the continuous conversion, multiple mode
Figure 5-14.	Histogram integral non-linearity errors of the A/D using the four conversion, single input, input channel 1 mode 38
Figure 5-15.	Histogram integral non-linearity errors of the A/D using the four conversion, multiple input mode
Figure 5-16.	Histogram integral non-linearity errors of the A/D using the continuous conversion, single input, input channel 1 mode 40
Figure 5-17.	Histogram integral non-linearity errors of the A/D using the continuous conversion, multiple mode
Figure 5-18.	End Point integral non-linearity errors of the A/D using the four conversion, single input, input channel 1 mode 43
Figure 5-19.	End Point integral non-linearity errors of the A/D using the four conversion, multiple input mode
Figure 5-20.	End Point integral non-linearity errors of the A/D using the continuous conversion, single input, input channel 1 mode
Figure 5-21.	End Point integral non-linearity errors of the A/D using the continuous conversion, multiple mode
Figure 6-1.	Dynamic Testing System 49
Figure 6-2.	Harmonics of the DFT Window 1406.25 Hz sine wave sampled at 4000 Hz .55

Figure	6-3.	Spectrum for an ideal 8-bit A/D 1406.25 Hz sine wave sampled at 4000 Hz . 57
Figure	7-1.	Histogram data and Differential non-linearity errors for A/D. Four conversion, single input, input channel 1. RC timer disabled
Figure	7-2.	Histogram data and Differential non-linearity errors for A/D. Four conversion, single input, input channel 1. RC timer enabled 60
Figure	7-3.	Histogram data and Differential non-linearity errors for A/D. Four conversion, multiple input. RC timer disabled 61
Figure	7-4.	Histogram data and Differential non-linearity errors for A/D. Four conversion, multiple input. RC timer enabled
Figure	7-5.	Histogram data and Differential non-linearity errors for A/D. Continuous-conversion, single input, input channel 1. RC timer disabled 63
Figure	7-6.	Histogram data and Differential non-linearity errors for A/D. Continuous-conversion, single input, input channel 1. RC timer enabled 64
Figure	7-7.	Histogram data and Differential non-linearity errors for A/D. Continuous-conversion, multiple input. RC timer disabled 65
Figure	7-8.	Histogram data and Differential non-linearity errors for A/D. Continuous-conversion, multiple input. RC timer enabled
Figure	7-9.	Fourier Transform Results of A/D. Four-conversion, single input, input channel 1 68
Figure	7-10.	Fourier Transform Results of A/D. Four-conversion, multiple input 69

Figure 7-ll.	Fourier Transform Results of A/D. Continuous-conversion, single input, input channel l 7	0
Figure 7-12.	Fourier Transform Results of A/D. Continuous-conversion, multiple input 7	1

# Figure C-1. Transfer function of an ideal 3-bit A/D C-1

# List of Tables

Table 3-1.	Analog to Digital Channel Assignments	•	•	•	12
Table 6-1.	Location of Harmonics in the Frequency window	•	•	•	54

### Acknowledgments

My gratitude goes to Motorola Semiconductor Group for funding this project and to the Department of Electrical and Computer Engineering for their patience and understanding to help the completion of this project come to an end. Special thanks goes to Dr. Lenhert for his guidance and prodding to get the spoken words down on paper in an understandable form. Most of all, I would like to thank my parents for their teachings which gave me the will to make it though graduate school, my wife who gave me the reason why, and finally my son whose learning mind gave hope and promise for all good things to come.

### 1.0 Introduction

Automated test equipment for integrated circuit (IC) manufacturing in mass production applications is expensive to purchase and to maintain. This expense contributes to the proportionality between the cost of an IC and its testing time. As ICs become more complex, as with the case of microprocessors, it soon becomes cost prohibitive to test all combinations of inputs, outputs, and functions available.

Motorola has developed a fast, low power microcomputer, the MC68HCllA8 (HCll), which has an elaborate timer system, two serial communications interfaces, parallel input/output (I/O) configurations, and a unique feature of a onboard 8 bit, successive approximation analog to digital converter (A/D) with sample and hold.<sup>1</sup> The HCll has endless possibilities for control applications using its timer system, serial communication interfaces, I/O configurations, and its eight bit A/D. One control application and a more in-depth description of the HCll is outlined in Draving<sup>4</sup> where the HCll is used as a controller for low power, precision A/D converters.

For an A/D used in a critical application, extensive testing is necessary to ensure conversion results to be within the manufacturer's specifications. As stated by Doerfler<sup>2</sup>, testing of even low resolution A/Ds can take

several hours to complete. This presents a problem for Motorola. To keep the HCll at a competitive price, testing time must be kept to a minimum thus eliminating the possibility of extensive testing its A/D. The purpose of this thesis is to statically and dynamically characterize the HCll's A/D and to present the testing procedures used in this characterization.

#### 2.0 The Testing System

In order to test the HCll's A/D, a test system was developed consisting of a M68HCllEVB evaluation board (EVB), an interface board, a Hewlett Packard (HP) 9845B computer with a parallel interface, an IBM PCXT equipped with a modified (pull up resistors on inputs and outputs) 24 bit Parallel Digital I/O Interface Model PIO12 Metrabyte board, an HP 3878A digital voltage meter (DVM), an HP 3325A function generator, and an eighteen bit digital to analog converter (DAC) as shown in figure 2-1.

The EVB is a small, compact, low cost tool for development of HCll based target system equipment.<sup>5</sup> This board provides host computer down loading capabilities which allows the use of a cross assembler running on an IBM PCXT, eight kilobytes (8k) of user RAM, 8k of EPROM, and a monitor/debugging program called BUFFALO ( Bit Users Fast Friendly Aid to Logical Operations ). The EVB provides access to all 52 pins of its HCll via a 60 conductor flat ribbon cable.

The EVB is well suited for the testing system in figure 2-l except for the lack of a bypass capacitor on the HCll's power and ground pins. This problem was corrected by the installation of a l0uF, tantalum capacitor across the HCll's  $V_{\rm DD}$  and  $V_{\rm SS}$  pins on the underside of the EVB board.





The interface board of the test system, shown in figure 2-2, provides buffering for the HCll's inputs and outputs, data latches, handshaking logic to the HP 9845B, a stable voltage reference for the  $V_{\rm RH}$  input, and a circuit to provide an external source for the HCll's EXTAL and XTAL pins to allow the user to lower the standard operating frequency of the EVB.

The buffers are used to protect the HCll from being overdriven thus causing possible damage. 74HC373 unidirectional 8 bit data latches were chosen for the buffers and also the data latches on the interface board. Used as buffers, the 74HC373s were operated in transparent mode to allow the outputs to follow the inputs with no need for a clock input. The 74HC373s used as data latches on the interface board used a pulse output from a pin (PA4) on the HCll's PORTA to set and hold the data to be read by the HP 9845B or IBM PCXT. Figure 2-2 shows high and low byte data latches although the only use for the high byte is to establish 0's on the top eight data lines on the GPIO interface.

The handshaking logic between the HCll and HP 9845B is a 7474 D flip flop with preset and clear inputs. The HCll waits until the flip flop is set before sending data to the HP 9845B by latching the data into the data latches with a pulse on PA4 and clearing the D flip flop with a pulse on PA6. When a conversion result is latched into



OIGD AIV 824869H OT

the latches, PA4 also pulses the HP 9845B to indicate valid data. When the HP 9845B wants data, it sets the flip flop and then waits for a pulse on its PFLG pin to accept the available data.

The handshaking method used with the IBM PCXT and the HCll is simpler than that used with the HP 9845B. When the HCll has data available, the conversion result is latched with a pulse being sent, via PA4, to the IBM PCXT. For the IBM PCXT to receive data, it waits for a pulse from the HCll, takes the data and then waits for another pulse.

The HP 3878A DVM is controlled by the HP 9845B via an HPIB interface and is used to measure voltages and return the results to the HP 9845B for the analysis of testing results. The HP 3325A function generator is controlled manually by the user to provide a precision sine wave used as one of the analog inputs to the HCll's A/D. Also, an 18 bit DAC, built and tested to 16 bit linearity by Holdeman<sup>6</sup>, provides a ramp input to the HCll's A/D. A precision voltage reference shown in figure 2-3, provides a stable voltage of +5 volts to be used as the input of  $V_{\rm RH}$  pin on the HCll. Finally, the clock frequency of the EVB can be changed by changing a jumper on the EVB and placing a suitable crystal on the interface board.





# 3.0 Theory of Operation of the HCll's A/D<sup>1</sup>

The A/D provides ten inputs to the user, of which, eight are analog inputs (ANO - AN7) with two being dedicated for use as reference voltages ( $V_{RL}$  and  $V_{RH}$ ). The voltage range for  $V_{RL}$  and  $V_{RH}$  is zero and five volts respectively. Motorola documentation states that the A/D is ratiometric. This implies that an analog input equal to  $V_{RH}$  converts to \$FF (full scale) and an input equal to  $V_{RL}$  converts to \$00, with no over or under flow indication.

The A/D is clocked by one of two sources, the HCll's E clock or an internal RC oscillator. With the E clock rate greater than 1 MHz, each A/D conversion is accomplished in thirty two E clock cycles. For E clock rates less than 1 MHz, the A/D is designed to be clocked by the internal RC oscillator enabled by setting a bit (CSEL) in the OPTION register. The RC timer, when enabled, operates at about 1.5 MHz.

In a small period of time, 128 E clock cycles, the A/D can perform four conversions on user specified analog inputs, either ANO - AN3 or AN4 - AN7. The four conversion results are placed in four A/D Result Registers, ADR1 through ADR4. The first conversion is placed in ADR1, the second in ADR2 and so on. The A/D conversion process is initiated by a write to the A/D Control/Status Register (ADCTL) with valid results in ADR1 in 32 E clock cycles,

ADR2 in 64, ADR3 in 96, and ADR4 in 128. Each time a conversion is initiated, the A/D system performs four conversions and then stops or continues depending upon its configuration.

Control of the inputs to the A/D is determined by the configuration of the A/D Control/Status Register (ADCTL). Figure 3-1 displays the ADCTL and its description.

в7	B6	В5	В4	в3	в2	Bl	в0	
CCF		SCAN	MULT	CD	сс	СВ	CA	

- Bit 7,CCF Conversion Complete Flag This bit is a read only status indicator that becomes set when all Result Registers contain valid results. When a conversion is initiated, by a write to ADCTL, this bit is cleared automatically and then becomes set when valid results are found in the Result Registers.
- Bit 6, Not implemented. Reads as zero.
- Bit 5,SCAN Continuous Scan Control With this bit cleared, the A/D performs four conversions and places the results in the Result Registers. When this bit is set, the A/D performs conversions in a round robin fashion with the Result Registers being updated as data becomes available.
- Bit 4,MULT Multiple Channel/Single Channel Control When this bit is cleared, the A/D is configured to perform four consecutive conversions on a single input channel as specified by the four channel bits in the ADCTL, CA through CD (bits 0-3). When this bit is set, the A/D is configured to perform a conversion on each of four channels with each Result Register corresponding to one channel.
- Bit 3,CD Channel Select D
- Bit 2,CC Channel Select C
- Bit 1,CB Channel Select B
- Bit 0,CA Channel Select A These four bits select one of sixteen possible analog inputs to the A/D. Of these sixteen, only eight are available to the user for external inputs. When the multiple input mode is selected, Bit 4,MULT is set, the two least significant bits, CB and CA have no meaning because a group of four channels are each converted once with their results placed in the Result Registers. Table 3-1 summarizes the input channels selected by the channel select bits.
  - Figure 3-1. A/D Control/Status Register (ADCTL)

	CD	сс	СВ	CA	Channel Signal	Result in ADRx if MULT = 1
-	0	0	0	0	ANO	ADR1
	0	0	0	1	AN1	ADR2
	0	0	1	0	AN2	ADR3
	0	0	1	1	AN3	ADR4
-	0	1	0	0	AN4	ADR1
	0	1	0	1	AN5	ADR2
	0	1	1	0	AN6	ADR3
	0	1	1	1	AN7	ADR4
	1	0	0	0	Reserved	ADRL
	1	0	0	1	Reserved	ADR2
	1	0	1	0	Reserved	ADR3
	1	0	1	1	Reserved	ADR4
	1	1	0	0	V <sub>RH</sub> Pin	ADR1
	1	1	0	1	V <sub>RL</sub> Pin	ADR2
	1	1	1	0	V <sub>RH</sub> /2	ADR3
	1	1	1	1	Reserved	ADR4

Table 3-1. Analog to Digital Channel Assignments

By analyzing Table 3-1, it appears that the A/D system has sixteen inputs with four control lines. Actually, the A/D does have sixteen analog inputs of which only eight are user inputs. The last four shown in Table 3-1 are internal reference points with the prior four being reserved for future use.

#### Single Channel Operation

Single channel operation is accomplished by clearing bit 4 of the ADCTL. This configuration causes the A/D to perform four conversions of a single input channel selected by the four Channel Select bits (CD - CA) and place the results in the four Results Registers.

#### Multiple Channel Operation

Multiple channel operation is accomplished by setting bit 4 of the ADCTL. This configuration causes the A/D to perform four conversions of the group of four input channels selected by the Channel Select bits CD and CC. In this configuration the Channel Select bits CB and CA have no meaning.

### Scan Control

The Scan configuration refers to how many A/D conversions are performed after a write to the ADCTL. By clearing bit 5 of the ADCTL, the A/D is configured to perform four conversions and then stop all activity. With bit 5 set, the A/D performs conversions continually with new conversion results being placed in the Result Registers as they become available.

#### Using the A/D

To use the A/D converter, it must be supplied power. This power up procedure is accomplished by setting bit 7 of the OPTION Register. To set up a mode of operation for the A/D and to initiate a conversion, a write to the ADCTL is necessary. After a period of time, two methods are possible to ensure that valid results are found in the Result Registers. If E clock frequencies are greater than 1 MHz and the RC oscillator is not enabled, the user can just execute a delay loop until 128 E clock cycles have passed. This, according to Motorola specifications, is

the time required for all Result Registers to contain valid results. Also, once the conversion is initiated, a loop that checks the CCF bit and exits on its high state will ensure valid conversion results exist. If the A/D is clocked by the RC oscillator, regardless of E clock frequency, the method for checking for valid results is the bit test of the CCF or with a very long delay loop ( > 128 microseconds ).

# 4.0 Static Testing of the HCll's A/D

The system configuration used to test the HCll's A/D with static inputs is shown in figure 4-1. The basic procedure for most static testing methods has the HP9845B tell the 18 bit DAC to setup a constant output voltage to the interface board, have the DVM measure the voltage and return the result, and finally tell the HCll to perform an A/D conversion and return the result. This loop continues until the amount of data desired is collected. Finally, the calculation of errors is performed on the HP9845B and then plotted if desired. The software for all three static testing methods for the HP9845B and HCll are shown in Appendix A.

#### Testing Procedure

Three preliminary testing methods for static analog input conditions were developed and used in obtaining data presented in this thesis. These procedures were repeated in different operational modes of the HCll's A/D and at different E clock frequencies.

A mode of operation is defined as the byte, in Hex, which is written to the ADCTL to initiate an A/D conversion. Four mode combinations were used in collecting data for this thesis. The modes are:

four-conversion, single input, input channel 1 (01), four-conversion, multiple input (10), continuous-conversion, single input, input channel 1 (21), continuous-conversion, multiple input (31).

For example, a four-conversion, single input, input





channel 1 (01) mode, configures the A/D system to convert the analog signal found at AN1 four times and place the results in the Result Registers (ADR1 - ADR4). With fourconversion, multiple input (10), as the mode, the A/D system converts the analog signal at ANO with the result being placed in ADR1, the conversion of AN1 in ADR2, AN2 in ADR3, and AN3 in ADR4. The two other modes used in testing, continuous-conversion, single input, input channel 1 (21) and continuous-conversion, multiple input (31), are similar to the 01 and 10 modes except that the A/D is configured to perform continuous conversions. Note that when multiple inputs are configured, the input channel is not specified in the description. These different modes are each used in the three methods used in static testing the A/D.

#### Method 1

This method uses a user specified mode for the HCll's A/D. The HCll receives a signal from the HP, starts a conversion, waits until the CCF bit is set and then outputs the four Result Registers through the interface board to the HP for display purposes. The input signal used for this test was  $V_{\rm RH}$ , +5 volts. The HP reads the DVM, signals the HCll, and then reads in four conversion results which are then displayed on the screen along with the DVM reading. This test continues until the user aborts it.

#### Method 2

This method is very similar to Method 1, except for the testing of the CCF. This method executes a long delay loop after a conversion is initiated. When the delay loop is completed, the HCll transfers the contents of the Result Registers to the HP for screen display.

### Method 3

This method consists of using a static histogram testing procedure developed by Doerfler.<sup>2</sup> This method uses the HP9845B to control an 18 bit Digital to Analog Converter (DAC), a precision digital voltage meter (DVM) along with receiving data from the HCll. The basic theory of this method is to increment the 18 bit DAC by one fourth of an HCll least significant bit (LSB). Which is:

LSB = ( $V_{RH} - V_{RL}$ ) / 2\*\*Resolution

where: V<sub>RH</sub> is the high reference voltage V<sub>RL</sub> is the low reference voltage Resolution is the number of bits of the A/D converter.

For testing methods used in collecting data, an LSB for the HCll equals 19.53 mV.

At each step of the 18 bit DAC, ten A/D conversions are performed with the conversion results used to construct a histogram. From this histogram, differential and integral non-linearity errors are estimated. Along with the histogram data, DVM readings are taken at each step to be used to calculate total errors. Offset and gain errors are calculated by a method that uses end point

transitions.<sup>3</sup> These transitions are used to calculate the slope of the transfer function of the A/D. Also, this slope is used to adjust the DVM readings to remove gain and offset errors. Using the adjusted DVM readings, integral non-linearity errors are then calculated at the transition points of the A/D. Further explanation of this end point transition method is provided in Appendix C. Finally, a search of the data files is performed to find missing codes and non-monotonic behavior.

Of the two possible methods for checking for valid data in the Results Registers, checking the CCF bit and executing a sufficiently long delay, the data produced for this thesis for method 3 uses the check of the CCF bit to indicate when a conversion is complete.

## 5.0 Static Testing Results

Exhaustive static testing of all the HClls acquired has not been completed at this time, but several HClls from different lots, from the mask B96D, have undergone the tests previously described. In the analysis that follows, errors of the HCll's A/D will usually be described in terms of an LSB.

#### Method 1

This method has the HCll initiate an A/D conversion, checks for the high state of the CCF bit, and then outputs the contents of the Result Registers to the HP for display. The E clock frequency for this method was 2 MHz and the input voltage was  $V_{\rm RH}$ , +5 volts. Four HClls, provided by Motorola, were tested, and each produced similar results.

With the RC timer disabled, using the two, fourconversion modes (01 and 10), Result Register three showed errors in the range of 20 to 60 LSBs with the other Result Registers having the expected result of 255. The transfer functions of the A/D reading from the four Result Registers of the four-conversion, single input, input channel 1 (01) mode are shown in Figure 5-1 for a 2 MHz E clock and Figure 5-2 for a 500 kHz E clock. Readings from Result Register 3 from four other HClls are shown in Figure 5-3. These figures clearly show the error in Result Register 3 in the form of a D.C. offset in the







input channel when the analog input is sampled for the conversion for Result Register 3 which varies for different HClls. Also, as seen from comparing Figures 5-1 and 5-2, the D.C. offset becomes slightly smaller for lower E clock frequencies.

Continuous-conversion modes (21 and 31), had a solid 255 for Result Registers 1 and 3 but 2 and 4 displayed an erratic nature between 255 and a result ranging from 33 to 55 LSBs lower depending on which chip was tested. Also, there appeared to be no correlation in the errors between 2 and 4.

With the RC timer enabled, every mode tested displayed at least 1 or 2 LSBs of noise on all Result Registers. Large noise spikes were present but occurred only every few seconds. The Result Registers with the large noise spikes varied with different HClls.

#### Method 2

This method, similar to method 1, executes a long delay after a conversion is started and then outputs four conversion results to the HP. The length used for the delay was 450 clock cycles. This length, according to specifications is over 3.5 times the length needed for Result Registers to contain valid results. For this method the E clock frequency was 2 MHz and 500 kHz with testing performed on several HClls.

When the RC timer is disabled, the two, fourconversion modes (01 and 10), produced errors in Result Register 2 ranging from 12 to 72 LSBs depending on which chip was tested with the other Result Registers having the desired result of 255. The transfer functions of the A/D reading from the four Result Registers of the fourconversion, single input, input channel 1 (01) mode are shown in Figure 5-4 for a 2 MHz E clock and a 500 kHz E clock in Figure 5-5. These figures clearly show the error in Result Register 2 in the form of a D.C. offset that decreases slightly with E clock rates in the input channel when the analog input is sampled for the conversion for Result Register 2. In continuous-conversion modes (21 and 31), Result Registers 2 and 4 displayed a toggling action between 255 and a value between 183 and 236 with each HCll being a different value.

With the RC timer enabled, noise was apparent on all outputs of at least 1 LSB with large noise spikes of up to 80 LSBs occurring occasionally in all modes with each HCll having different characteristics.

### Method 3

This method determines total errors using a ramp input, differential and integral non-linearity errors using a histogram procedure<sup>2</sup>, integral non-linearity errors, gain, and offset errors using an end point procedure<sup>3</sup> and also the number of missing codes and occur-







rences of non-monotonic behavior. This method was tested on one HCll with an E clock frequency of 2 MHz and 500 kHz with the RC timer enabled and disabled. Four A/D mode combinations used to test the A/D and produce the plots in Figures 5-6 through 5-21 were:

four-conversion, single input, input channel 1 (01), four-conversion, multiple input (10), continuous-conversion, single input, input channel 1 (21), and continuous-conversion, multiple input (31). Each figure contains plots of a single A/D mode configuration with the left plots corresponding to 2 MHz E clock rates and the right a frequency of 500 kHz. The only difference in the A/D configuration for top and bottom plots in each figure, is the RC timer is enabled in bottom plots and disabled in top plots.

Total errors for the output of the A/D are shown in figures 5-6, 5-7, 5-8, and 5-9. The top plots (RC timer disabled) in these figures are all very similar in showing an offset of approximately -1 LSBs. The bottom plots (RC timer enabled) show an extreme presence of conversion result errors caused by the RC timer. These errors have magnitudes in excess of + or -4 LSBs in some instances. The left plots, an E clock rate of 2 MHz, display larger total errors than the right plots, an E clock rate of 500 kHz. These factors imply that the magnitude of total errors has a strong correlation with increasing E clock rates and also whether the RC timer is enabled.








The number of occurrences of non-monotonic behavior was found by searching the total error data files. With the RC timer disabled (top plots), the number of occurrences of non-monotonic behavior was less than three in 1024 points using a ramp input between between 0 and 5 volts. With the RC timer enabled (bottom plots), nonmonotonic behavior was apparent well over 300 times in 1024 points between 0 and 5 volts. This increase in nonmonotonic behavior with the RC timer enabled over when the RC timer is disabled indicates the RC timer causes errors to occur in conversion results.

Histogram differential and integral non-linearity errors are shown in Figures 5-10 through 5-17. The top plots (RC timer disabled), the bottom plots (RC timer enabled), the left plots (2 MHz E clock), and the right plots (500 kHz E clock) show errors that fall well within Motorola specifications with only a slight increase in errors with the RC timer enabled and with higher E clock frequencies. However, it should be noted that the histogram procedure uses many data points in differential and integral non-linearity error calculations. Using many data points causes the noise to be averaged out, thus allowing the test to be of the actual A/D transition points. These eight figures (5-10 through 5-17), show that the A/D has transition points within specifications

















but these tests show no presence of errors found in other static tests.

No missing codes, checked by searching the histogram data for a bin count of zero, were found in any A/D configuration modes regardless of whether the RC timer was enabled or disabled.

The end point integral non-linearity errors are shown in Figures 5-18 through 5-21. With the RC timer disabled (top plots), these errors fell well within specifications but it must be noted that gain and offset errors had been removed prior to error calculation. Again, a slight decrease in errors is seen with a decrease in frequency. Due to reasons discussed in Appendix C, Data for end point integral non-linearity with the RC timer enabled was not taken at this time.















End Point integral non-linearity errors of the A/D using the continuous conversion, multiple mode. Figure 5-21.

### Conclusion

Method 1, checking the CCF bit for the end of conversion, led to the discovery of large offset error in the results obtained from Result Register 3. Method 2, executing a large delay loop to allow the A/D conversions to be completed, displayed a large offset in Result Register 2. The magnitude of the offset in Methods 1 and 2 was different in each HCll tested and decreased as the frequency was decreased. This pattern sensitivity can be verified by using two programs that are provided in Appendix A. These programs perform a quick check of conversion results with a logic probe or logic analyzer. They were written to eliminate the need for an elaborate testing setup for quick testing of the A/D. Using Method 3, total error calculations indicated the constant presence of small offsets, -1 LSB, and extreme conversion result errors when the RC timer was enabled. Also, Method 3's histogram procedure, which averages out noise, vielded results showing that the transition point errors of the A/D were well within Motorola specifications.

# 6.0 Dynamic Testing of the HCll's A/D

Testing an A/D with varying, dynamic, inputs is an excellent way to help characterize an A/D's actual performance in real world situations. The system configuration used to test the HCll's A/D with dynamic inputs is shown in figure 6-1. The basic testing procedure for most dynamic testing methods is to have the HCll perform equally spaced A/D conversions on a precision sine wave. A conversion is performed, the result written to PORTB of the HCll, a pulse is sent to the IBM PCXT and then the loop is repeated. The IBM PCXT waits for a pulse, reads the data and then waits for another pulse. The IBM continues to receive data until the desired number of results is acquired. Finally, missing code existence and errors in the form of integral and differential nonlinearity are calculated and then plotted. The software for IBM PCXT and the HCll are shown in Appendix B.

The precision sine wave used in dynamic testing is generated from an HP3325A function generator. With a signal to noise ratio in excess of 60 dB, the HP3325A provides waveforms with adequate spectral purity when considering the eight bit resolution of the HCll's A/D.

The sampling frequency used in dynamic testing methods was desired to be as fast as the HCll could perform A/D conversions. The HCll can theoretically



perform conversions in excess of 62 kilohertz (kHz). However, due to the architecture of the IBM PCXT and its compatibles, the maximum sampling rate without missing results was determined through trial and error to be slightly larger than 4 kHz. Therefore, a sampling rate of 4 kHz was chosen.

The frequency for the sine wave to be sampled was chosen to 1406 Hz because the FFT procedure works best when an integral number of periods of the input signal are present in the number of samples taken.

## Testing Procedure

Two testing methods were used to evaluate the dynamic performance of the HCll's A/D. These methods, developed by Doerfler<sup>2</sup>, use a histogram procedure to find missing codes and to estimate differential non-linearity errors and a fast fourier transform (FFT) procedure to estimate integral non-linearity errors and to give an indication of overall system noise. These methods were tested on several HClls at different E clock frequencies and with the A/D in four different modes of operation. These modes are:

four-conversion, single input, input channel 1 (01)
four-conversion, multiple input (10)
continuous-conversion, single input, input channel 1 (21)
and
continuous-conversion, multiple input (31).
Also, each mode of operation and E clock frequency was
tested with the RC timer enabled and disabled.

Method 1

Method 1 consists of using a histogram procedure developed by Doerfler<sup>2</sup>. Briefly, this procedure uses a large number of data points to produce an estimate of differential non-linearity errors and to find missing codes. The data points are used to construct a histogram from which a cumulative histogram procedure is used to estimate the A/D's transition points. The transition point estimates now can be used to calculate differential non-linearity errors. Finally, a search of the histogram data files for bins with a count of zero determines where, if any, the missing codes occur.

For this method to produce meaningful estimates of differential non-linearity errors, enough data points must be collected to ensure that a proper distribution is obtained in the histogram. The minimum number of data points, npts, needed for B bit precision and 100(1-a) percent confidence is given by<sup>2</sup>

npts = 
$$\frac{{}^{Z}a/2^{2} pi 2^{N-1}}{B^{2}}$$

where  $Z_{a/2}$  is found in a standard normal distribution table, and N is the resolution of the A/D converter. For example, for an 8-bit A/D, the number of data points required to estimate the differential non-linearity error

to within 0.1 bit with a 99% confidence requires 265600 samples.

•

Missing codes, found by searching the histogram data files for bins with a count of zero, are determined with the same accuracy and confidence level as differential non-linearity errors.

To properly produce the distribution of a sine wave in the histogram data, a sufficient number of points must be collected and also the sine wave must have the proper amplitude and offset. For the HCll's 8-bit A/D with 0 and +5 volt reference voltages, the input sine wave must have a 2.5 volt d.c. offset and a peak to peak amplitude of slightly larger than the reference voltage (i.e. 5.05 This voltage ensures that all A/D codes have a volts). chance to be exercised including the end bins. Ideally this method can be used to calculate the size of an offset if it is present. This becomes a problem because it requires that the input sine wave be exactly centered about the offset of 2.5 volts used in testing the HCll's A/D. Therefore the exact calculation of the offset present will not be performed but the differences in the offset between different operational modes and E clock frequencies can be observed because all of the data was collected in one period of time.

An important characteristic to keep in mind about this method is that the formation of a histogram causes

noise to be averaged out and become non-detectable. With the noise averaged out, the test results of the transition points are free from the influence of noise in the system.

#### Method 2

Method 2, also developed by Doerfler<sup>2</sup>, uses a fast fourier transform (FFT) procedure to estimate integral non-linearity errors and also give an indication to overall system noise. Briefly, this method uses a power of 2, equally spaced data points (4096) of a spectrally pure sine wave. The data points are windowed with a Von Hann window to help eliminate spectral leakage and then an FFT is performed with the resulting spectrum being plotted. Integral non-linearity errors appear as harmonics of the fundamental frequency, the frequency of the input sine wave. These harmonics are aliased into the frequency window which is one half the sampling frequency. Further considerations for this method include an overall indication of overall system noise by raising the noise floor in the FFT output spectrum.

The harmonics of the fundamental frequency are folded back into the frequency window due to aliasing. In order to show exactly where they appear, a software simulation was performed. A 1406.25 Hz sine wave and its first eight harmonics were sampled at 4000 Hz with the amplitude of each harmonic being reduced by 20 dB to make it possible to detect the respective harmonic in frequency window.

The fractional input frequency was chosen for simulation purposes to ensure that the samples produced contained an integral number of periods in the number of points taken. Also, care must be taken in choosing the sampling frequency and the frequency of the input sine wave so that the harmonics are not aliased into the peak of the fundamental frequency, thus becoming undetectable. The results of this simulation are shown in figure 6-2 with the exact frequencies tabulated in table 6-1.

Harmonic	Frequency (in Hertz)
0 1 2 3 4 5 6 7 8	1406.25 1187.5 218.75 1625.0 968.75 437.5 1843.75 750.0 656.25

Table 6-1. Location of Harmonics in the Frequency window

The dynamic range of an N-bit converter is known to be<sup>2</sup> dynamic range =  $20\log_{10}(2^N) = 6.02N$  dB.

This equation implies that if the amplitude of the highest harmonic is less than 6.02N, then the integral nonlinearity is less than 1 LSB. Also, the number of bits of integral linearity can be calculated by dividing the amplitude of the highest harmonic by 6.02.





To determine the noise floor of a perfect 8-bit A/D sampling a 1406.25 sine wave at 4000 Hz, another software simulation was performed. The spectrum produced is shown in figure 6-3 and will be used in the analysis of this method's results obtained from the HCll's A/D.

The amplitude of the input sine wave for testing using Method 2 was a peak to peak voltage of 4.8 volts with a offset of 2.5 volts. The 4.8 volt input was used to eliminate the possibility of clipping which causes frequencies to appear in the output spectrum that actually do not exist.



# 7.0 Dynamic Testing Results of the HCll's A/D

Due to time limitations, the dynamic testing of all HClls acquired has not been completed at this time but one HCll with the number 1-3 has been tested with the two methods described in chapter 6 in all possible modes and E clock frequencies both with, and without the RC timer.

Method 1, consisting of constructing a histogram using many data points to find missing codes and to produce a cumulative histogram to calculate differential non-linearity errors at the A/D's transition points was performed on one HCll at four A/D operational modes and at two E clock frequencies. The plots for these tests are shown in figures 7-1 to 7-8 with the top plots from data with a 2 MHz E clock and the bottom plots from a 500kHz E clock.

For all different operational modes of the HCll's A/D the Histogram Data plots with the RC timer disabled with a 2 MHz E clock frequency indicates the presence of a small offset because the number of data points in the last bin in the histogram is very small in comparison to other plots with the RC timer enabled at a 2 MHz E clock (top plots) and at an E clock frequency of 500 kHz (bottom plots).

Differential non-linearity errors are well within Motorola specifications in most combinations of
















operational modes, E clock frequencies, and with the RC timer enabled and disabled except for continuous conversion modes at an E clock frequency of 2 Mhz (top plots) with the RC timer enabled. This exception is shown in figures 7-6 and 7-8. In all cases, the differential non-linearity errors increase in magnitude with an increase in frequency.

No missing codes were found in the histogram data files for any combination of A/D operational mode and E clock frequency with or without the RC timer enabled or disabled.

## Method 2

Integral non-linearity errors, calculated to within one LSB from the harmonics in output FFT spectrum are shown in figures 7-9 to 7-12 with the RC timer enabled in the bottom plots and the 2 MHz E clock results on the left. Also, an indication of system noise can be observed as well.

Integral non-linearity errors seem to be within Motorola specifications in all combinations of A/D operational modes, E clock frequencies, and with the RC timer enabled and disabled except for the continuous-conversion, multiple input mode at a 2 MHz E clock frequency with the RC timer enabled, figure 7-12.

67













Overall system noise, indicated by the raising of the noise floor in comparison of an ideal 8-bit A/D, figure 6-3 is not apparent except in results obtained with the RC timer enabled at a 2 MHz E clock frequency.

## Conclusion

Although no missing codes were found in any histogram test performed, small offsets were apparent in histogram plots with E clock frequencies of 2 MHz with the RC timer disabled. Differential non-linearity errors, with noise averaged out, are very small and within specifications except in the case of continuous-conversion modes with an E clock frequency of 2 MHz with the RC timer enabled. Integral non-linearity errors are within specifications except for results with the RC timer enabled at 2 MHz E clock frequencies. Overall system noise is apparent in all configurations at 2 MHz E clock rates with the RC timer enabled.

## 8.0 Summary and Recommendations

Static and dynamic testing of the HClls for this thesis indicates the possibility of the HCll's A/D operating within specifications in future mask releases if the problems found during testing are corrected. In all cases of static testing, when noise and offsets are removed from the conversion results, the A/D falls within specifications for differential and integral non-linearity errors. In dynamic testing, all errors discovered had been previously found using static tests indicating the HCll's A/D has no large scale dynamic sensitivities. This indicates that dynamic testing need not be included in production floor testing of the HCll's A/D for this mask. If mask changes occur in the future, a dynamic characterization should be performed with several HClls to ensure that dynamic sensitivities are not introduced with the mask change. Again, if dynamic sensitivities are not found in the newer mask, then dynamic testing need not be performed on the production floor.

The most informative test presented in this thesis was the total error determination in Method 3 of the static testing procedure. This test consists of using 1024 step, ramp input between 0 and +5 volts. Using a precision digital voltage meter, each step voltage was measured and then compared with the HCll's A/D conversion to yield the total errors in conversion results. This

74

test gave indications of no missing codes, non-monotonic behavior, constant offsets, and the presence of RC timer induced errors.

Two programs that give indications of noise and pattern sensitivities are provided in Appendix A. These programs eliminate the need of an elaborate testing setup and require only a logic probe or logic analyzer.

Further testing recommendations for the HCll's A/D are to isolate the pattern sensitivity between Method 1 and Method 2 of the Static Testing Procedure, find the source of the constant offset found in Method 3 of the Static Procedure, and determine the cause of RC timer induced errors found in most testing methods used in this thesis. Due to the lack of wafer level testing facilities at this university, Motorola should probe the HCll at the wafer level to find the source of the pattern sensitivities, the constant offsets, and the RC timer induced errors found in testing methods used in this thesis.

75

Appendix A

10.10.10.10 + \* SOURCE FILE: gkccfck.src \* \* This program provides a quick DESCRIPTION: check of the HCll's A/D \* \* conversion process using a check \* of the CCF bit to ensure valid results are in the Result \* \* Registers. The user needs to \* provide the following inputs \* prior to execution. \* \* Location in \* RAM \* \* 00 Hex the configuration of \* the A/D that is \* written to the ADCTL. \* \* the address of the 01 - 02 Hex \* Result Register to be \* checked. \* \* VRH a precision 5 volt \* reference. \* \* VRL tied to ground. \* \* Also, the user must supply an \* analog input to be converted if \* the A/D is configured to convert \* an external input. The result of the conversion is \* \* written to PORTB and can be \* checked using a logic probe. \* \* The RC timer can be enabled to \* clock the A/D system by changing \* the instruction \* oraa #\$80 \* to \* oraa #\$c0. \* \* This program continually \* executes until the user aborts \* it. \* \* AUTHOR: Jeffrey C. Daniels 9-3-87 Kansas State University 

PORTB equ \$1004 PORTB address org \$c000 ldaa \$1039 Power up A/D system. oraa #\$80 RC timer off. staa \$1039 ldx \$01 Have index register point to × the Result Register of choice. CONVRT 1daa \$00 Initiate conversion. staa \$1030 CHECK ldab \$1030 Check to see if conversion in bpl CHECK done. ldaa 0,X Load result. staa PORTB Store result to PORTB. bra CONVRT Do another conversion.

٠ . . . . . . \* SOURCE FILE: gkdlyck.src \* This program provides a quick DESCRIPTION: \* check of the HC11's A/D \* conversion process using the \* execution of a long delay loop \* to ensure valid results are in \* the Result Registers. The user \* needs to provide the following \* inputs prior to execution. \* \* Location in \* RAM \* \* 00 Hex the configuration of \* the A/D that is \* written to the ADCTL. \* \* 01 - 02 Hex the address of the \* Result Register to be \* checked. \* \* VRH a precision 5 volt \* \* reference. \* \* \* VRL tied to ground. Also, the user must supply an \* \* \* analog input to be converted if the A/D is configured to convert an external input. \* The result of the conversion is \* written to PORTB and can be \* checked using a logic probe. \* \* The RC timer can be enabled to \* clock the A/D system by changing \* the instruction \* oraa #\$80 \* to oraa #\$c0. \* \* This program continually \* executes until the user aborts \* it. \* \* AUTHOR: Jeffrey C. Daniels 9-3-87 Kansas State University 

PORTB equ \$1004 PORTB address DELAY equ 76 org \$c000 ldaa \$1039 Power up A/D system. oraa #\$80 RC timer off. staa \$1039 1dy \$01 Have index register point to \* the Result Register of choice. CONVRT 1daa \$00 Initiate conversion. staa \$1030 ldx #DELAY Wait 450 clock cycles. LOOP dex bne LOOP ldaa 0,Y Load result. staa PORTB Store result to PORTB. bra CONVRT Do another conversion.

,

\*\*\*\*\* . . . . . . . \* . . × Source file: ckccf4.src \* \* This program was written to statically \* test the HCll microprocessor. \* RC oscillator is disabled. \* Place ADC conversion mode in location 00 × before running the program. \* \* 8-11-87 \* \* Jeffrey C. Daniels \* Revisions: 8-11-87 Created from stget4.src. ADR0 EQU \$1031 PORTE EOU \$1004 RESPTR EOU \$0001 ORG \$C000 LDY #\$1000 Point to port A. BCLR 0,Y \$40 Clear flip flop. BSET 0,Y \$40 CLR \$1004 Clear PORT B BSET 0,Y \$20 Latch PORT B into BCLR 0,Y \$20 High Byte of Data Latch LDX #ADR0 Initialize pointer to STX RESPTR result register. Enable ADC - -LDAA \$1039 ORAA \$\$80 STAA \$1032 Power up ADC STAA \$1039 RC timer off. LDAB \$00 STAB \$1030 Initiate conversion. \* Start of main loop \* NTREDY LDAA 0,Y ANDA ‡\$04 Check to if HP has sent a pulse to start BEO NTREDY conversion. LDX RESPTR Check to see if conversion CPX #ADR0 has already been done.

A-5

	BNE	NXTOUT	If so, jump to NXTOUT.
	LDAB STAB	\$00 \$1030	Initiate conversion.
CHECK	LDAB BPL	\$1 03 0 CHECK	Check if conversion is done.
NXTOUT	LDX LDAA STAA	RESPTR 0,X PORTB	Load result
	BSET BCLR	0,Y \$10 0,Y \$10	Store result in Low Byte of data latch.
	BCLR BSET	0,Y \$40 0,Y \$40	Clear flip flop.
	INC LDX CPX BNE	RESPTR+1 RESPTR #ADR0+4 CONT	Increment pointer to next Result register and then check if four results have been outputted to PORTB.
*	LDX STX	#ADRO RESPTR	If 4 results have been sent then update result pointer.
CONT	BRA	NTREDY	

.

\* \* Source file: ckdly4.src ٠ This program was written to statically \* \* test the HCll microprocessor. × \* RC oscillator is disabled. Place ADC conversion mode in location 00 \* × before running the program. ٠ \* 8-11-87 × \* Jeffrey C. Daniels \* \* Revisions: 8-11-87 Created from sttest4.src. . . . . . . ADRO EOU \$1031 PORTE EOU \$1004 RESPTR EQU \$0001 LOOPNO EQU 76 ORG \$C080 LDY #\$1000 Point to port A. BCLR 0,Y \$40 Clear flip flop. BSET 0,Y \$40 CLR \$1004 Clear PORT B BSET 0,Y \$20 Latch PORT B into BCLR 0,Y \$20 High Byte of Data Latch LDX #ADR0 Initialize pointer to STX RESPTR result register. LDAA \$1039 Enable ADC - -Power up ADC ORAA \$\$80 STAA \$1039 RC timer off. LDAB \$00 STAB \$1030 Initiate conversion. \* Start of main loop \* NTREDY LDAA 0,Y Check to if HP has sent ANDA #\$04 ANDA **\$\$04** a pulse to start BEQ NTREDY conversion.

	LDX RESPTR CPX #ADR0 BNE NXTOUT	Check to see if conversion has already been done. If so, jump to NXTOUT.
	LDAB \$00	
	STAB \$1030	Initiate conversion.
DELAY	LDX ‡LOOPNO DEX BNE DELAY	Wait 450 clock cycles.
NXTOUT	LDX RESPTR LDAA 0,X STAA PORTB	Load result
	BSET 0,Y \$10 BCLR 0,Y \$10	Store result in Low Byte of data latch.
	BCLR 0,Y \$40 BSET 0,Y \$40	Clear flip flop.
	INC RESPTR+1 LDX RESPTR CPX #ADR0+4 BNE CONT	Increment pointer to next Result register and then check if four results have been outputted to PORTB.
*	LDX #ADR0 STX RESPTR	If 4 results have been sent then update result pointer.
CONT	BRA NTREDY	

-

```
Source file: stnrc2.src
÷.
+
*
  This program was written to statically
×
  test the HCll microprocessor
*
  utilizing the HP test system that
*
  Steve Draving developed.
٠
*
  RC oscillator is disabled.
*
  Place ADC conversion mode in location 00
*
*
  before running the program.
  Place which result register to read in
*
*
  location 01 and 02 which will be read into
*
  the X register.
×
  Continous conversions.
*
*
  12Mar87
*
÷
  Jeffrey C. Daniels
*
*
  Revisions: 6-25-87 This program created from
*
                    jdst5.src.
*
*
            6-29-87 Created from stnrc.src to
÷
                    take out interupt structure.
-----
        ORG $C200
        LDY #$1000 Point to port A.
        BCLR 0.Y $40 Clear flip flop.
        BSET 0,Y $40
        CLR $1004
                    Clear PORT B
        BSET 0,Y $20 Latch PORT B into
                      High Byte of Data Latch
        BCLR 0,Y $20
        LDAA $1039
                      Enable ADC - -
        ORAA #$80
                     Power up ADC
        STAA $1039
                     RC timer off.
        LDAB $00
        STAB $1030
                      Initiate conversion.
                      Check to if HP has sent
NTREDY
        LDAA 0,Y
        ANDA $$04
                      a pulse to start
        BEQ NTREDY
                     conversion.
```

CHECK	LDAB \$00 STAB \$1030 LDAB \$1030 BPL CHECK	Initiate conversion. Check if conversion is done.
	LDX \$01 LDAA 0,X STAA \$1004	Load result
	BSET 0,Y \$10 BCLR 0,Y \$10	Store result in Low Byte of data latch.
	BCLR 0,Y \$40 BSET 0,Y \$40	Clear flip flop.
	BRA NTREDY	

.

```
***********************************
 *
*
   Source file: strc2.src
*
*
   This program was written to statically
*
   test the HCll microprocessor
*
   utilizing the HP test system that
*
   Steve Draving developed.
*
*
*
   RC oscillator is Enabled.
*
   Place ADC conversion mode in location 00
*
   before running the program.
*
   Place which result register to read in
*
   location 01 and 02 which will be read into
*
   the X register.
*
   Continous conversions.
٠
*
   17 Jun 87
*
   Jeffrey C. Daniels
*
*
  Revisions: 6-25-87 This program created from
*
                     jdst6.src.
*
*
             6-29-30 Created from strc.src to
*
                     take out interupt structure.
ORG
             $C300
        LDY
             $$1000
                       Point to port A.
        BCLR 0,Y $40
                        Clear flip flop.
        BSET 0,Y $40
        CLR $1004
                        Clear PORT B
                      Latch PORT B into
        BSET 0,Y $20
        BCLR 0,Y $20
                       High Byte of Data Latch
        LDAA $1039
                       Enable ADC - -
        ORAA #$c0
                       Power up ADC
        STAA $1039
                       RC timer on.
        LDAB $00
        STAB $1030
                       Initiate conversion.
NTREDY
        LDAA 0,Y
                       Check to see if HP has
        ANDA #$04
                       sent a pulse to start
        BEQ NTREDY
                       conversion.
```

CHECK	LDAB \$00 STAB \$1030 LDAB \$1030 BPL CHECK	Initiate conversion. Check if conversion is done.
	LDX \$01 LDAA 0,X STAA \$1004	Load result
	BSET 0,Y \$10 BCLR 0,Y \$10	Store result in Low Byte of data latch.
	BCLR 0,Y \$40 BSET 0,Y \$40	Clear flip flop.
	BRA NTREDY	

10 ROFOUR ver 2.0 20 ... 1 \*\* 30 40 1 ++ \*\* This program reads the four Rasult Registers of the ... 50 1 ++ GBHC11's onboard AOC and displays them to the screen. The ... 1 ++ GØ ++ OVM readings are also displayed on the screen. None of the \*\* 70 B0 ! •• information is stored in arrays or stored in files. This ... program provides a quick chack to verify that the 4 Rasult \*\* 90 1 ++ \*\* 100 1 \*\* Radistars are functioning proparly. \*\* 110 . ... Jaff's STGET4.08J program is used to drive the GBHC11. ... 120 1 \*\* •• 130 1 ++ ++ MICHAEL PANKRATZ 04 AUGUST 1987 \*\* 140 150 1 .... .... | ..... 160 170 Т 180 PRINTER IS 16 PRINT PAGE 1 90 200 PRINT TAB(30); "AOC DATA AQUISITION" PRINT TAB(25); "Tasting the 4 Result Registers" 210 PRINT LIN(3) 220 230 240 Initializa: 1 OUTPUT 709; "FIRANST221" ! Initializa DVM 250 260 RESET 3 ! Initializa GPIO for AOC 270 RESET 2 ! Initializa GPIO for precision OAC 280 290 BEEP 300 DISP "Prass any kay to bagin data acquision." 310 ON KEO GOTO Gat\_data ,ALL 320 Wait: GDTO Wait 330 1 340 Gat\_data: Т 350 1 PRINT "Prass any kay to abort." 3GØ 370 ON KEO GOTO Exit ,ALL ! Quit if any key is pressed 380 1 390 Loop\_hara: ! 400 TRIGGER 709 | Start the DVM 410 Rd: STATUS 709:Stat IF BIT(Stat,0)<>! THEN Rd ! Wait till ready 420 430 ENTER 709:0vm I Read OVM 440 450 Chan1=READBIN(3) ! Raad result register 1 460 DISP 0vm; TAB(20); Chan1; TAB(30); Chan2; TAB(40); Chan3; TAB(S0); Chan4 470 Chan2=REAOBIN(3) ! Raad result ragister 2 480 OISP 0vm; TAB(20); Chan1; TAB(30); Chan2; TAB(40); Chan3; TAB(S0); Chan4 490 Chan3=REAOBIN(3) ! Raad rasult radister 3 500 DISP Dym; TAB(20); Chan1; TAB(30); Chan2; TAB(40); Chan3; TAB(50); Chan4 510 Chan4=REAOBIN(3) ! Raad result register 4 520 DISP 0vm;TAB(20);Chan1;TAB(30);Chan2;TAB(40);Chan3;TAB(50);Chan4 530 E 540 GDTO Loop\_hara 550 ļ 560 Exit: + 570 OISP "Program terminated." 580 BEEP 590 ENO A-13

10 20 1 .... GETDAT ver 5.0 \*\* 30 40 1 ++ • • < **3** 1 ... This program collects data from the ADC under test \*\* 60 1 ++ (tha 58HC11's onboard ADC) and writas it to a file. ... 70 1 ... Tha fila cen ba read by PLOT and PRTDAT but only the first ... 80 array (tha raw data) will be read. The bin count array and 1 ++ ... 90 1 ... othar data will ba ignored. •• 100 1 ++ •• 1.10 1 ... Tha fila format is as follows. Tha first alamant in .. 120 1 ++ the fila is tha raw data array size. It is followed by the \*\* 130 1 \*\* array of data itsalf. Naxt is the size of tha bin count ... 140 1 ++ array, followad by tha array itsalf. Then the raference \*\* 150 voltage, Vref, and the ADC resolution, Ras, are stored. 4. ... 150 Finally, 4 transtion points are stored for gain and offset 1 \*\* .... 170 1 ++ arror calculations. Thay are 0-->1, 6-->7 & 7-->8 (arbitrary \*\* 180 1 ++ for stap width), and 254-->255. .... 190 1 ++ ... 200 1 \*\* The program calls Vtrans(Pre\_tog, Res, Vref), a function \*\* 210 1 ++ to find the transtion point voltages. \*\* 220 1 ++ \*\* 230 1 ... Varsion 2.0 change tha DNL error method from the ... 240 1 \*\* theoratical mathod (using transition points) to tha \*\* 250 1 ++ histogram method. Now only 4 trenstion points are teken \*\* 260 1 ++ to figure offsat and gain arrors. Instaad, the ADC under ... 270 1 ++ tast is read 10 times and the results are placed into bins. \*\* 280 1 ++ ... 290 1 ++ Versions 3.0 and 3.5 ware modifications mada to the ... 300 toogla function. Thasa improvaments are outlined in the 1 ++ ... 310 1 ++ headar for tha function (saa below). ... 320 1 ++ ... 330 Varsion 4.0 was a modification mada in conjunction with 1 ++ . . . 340 1 ++ a change mada in tha HC11 program. The dalay to allow the .. 350 1 ++ DAC to sat up was takan out of the HC11 program and put in \*\* 360 ! \*\* this program. That simply involved changing two existing .. dalay loops from 5ms to 100ms. 370 1 ... ... 380 1 ++ \*\* 390 ! \*\* Varsion 5.0 first datarmines the minimum and maximum \*\* 400 1 ++ ADC output valuas and usas thase in the TDGFN instaad of ... 410 1 ++ sanding 0->1 end 254->255. This will allow testing of \*\* 420 1 ++ convarters which do not oparata over thair full ranga. ... 430 1 ++ Also, trensition points 6->7 and 7->8 are not takan since .... 440 ! ... thay ara no longar used by ERROR. Tha two variables are \*\* 450 1 ++ are now used to store the minimum and maximum ADC count \*\* 460 1 \*\* valuas that wera sant into the toggla function. ... 470 1.44 ... 480 1 ++ MICHAEL PANKRATZ 05 AUGUST 1987 ... 490 1 ++ \*\* 500 . ..... 510 DIM Input(1,1024) 520 ! Data arrey OIM 8in(1,256) 530 1 8in count array 540 DIM Vtr(3) ! Transition voltage erray 550 560 570 Constants: 1 580 Vref=5 ! ADC reference voltage 590 Res=8 ! ADC resolution (in bits) A-14

```
600
     Semples=1024
                                        ! Number of semples teken
610
                                        ! Velid velues: 0 to Vref
     Vmin=0
                                        ! Velid velues: 0 to Vref > Vmin
620
     Vmex=Vref
630
      1
640
     PRINTER IS 16
650
660
     PRINT PAGE
670
     PRINT TAB(33); ADC DATA AQUISITON*
680
     PRINT TAB(20): "Deta for Dffset, Gein, INL, end DNL errors"
690
     PRINT LIN(3)
700
710
720 Initielize:
                  - 1
     DUTPUT 709; "FIRANST2Z1"
                                       ! Initializa DVM
730
740
     RESET 3
                                        ! Initielize GPIO for ADC
750
    RESET 2
                                       ! Initialize GPID for precision DAC
     FDR I=0 TD 2^Ras-1
                                       ! Initialize bin count arrey
760
770
        Bin(0,I)=I
780
        Bin(1,I)=0
790
     NEXT I
800
      ŧ
810
      ł
820 Open_file:
                  1
     REDIM Input(1,Semples-1)
830
840
     REDIM Bin(1,2*Ras-1)
850
860
     BEEP
870 ! Detfile$="601F2"
880
     EDIT "Enter fileneme for the dete:",Detfile$
B 90
     ASSIGN $1 TD Detfile$.Stet
900
     IF Stet=0 THEN PURGE Detfiles
                                       I Delete if file elreedy exits
910
     Records=INT((Semples+2^Res)/16)+1 | Celculete number of records
920
     CREATE Detfile$,Records
                                       ! Creete the dete file
930
     ASSIGN $1 TD Datfile$
                                        ! Doen the file
940
950
960
     BEEP
970
     DISP "Press eny key to bagin dete acquision."
980
    DN K8D GDTD Get_trens .ALL
990 Weit: GDTD Weit
1000 1
1010 1
1020 Get_trans:
                  1
1030
        DISP
        PRINT "Finding trensitions:"
1040
1050
        Dvel=0
1060
        GDSUB Set_dec
1070
        Vtr(1)=READBIN(3)
                                        | Determine min ADC output velue
1080
        Cmin=Vtr(1)
1090
        Vtr(0)=FNVtrens(Cmin_Res_Vref) | Voltege of 1st trensition point
1100
1110
        Dvel=262143
1120
        6DSUB Set_dec
1130
        Vtr(2)=READBIN(3)
                                        ! Determine mex ADC output velua
1140
        Cmex=Vtr(2)-1
1150
        Vtr(3)=FNVtrens(Cmex,Res,Vref) 1 Voltege of lest trensition point
1160 BEEP
1170 1
1180
     .
1190 Dmin=INT(Vmin+2^18/Vref)
```

A-15

```
1200 Dmex=INT(Vmex+2^1B/Vref)
1210 Vstep=(Vmex-Vmin)/(Semples-1)
                                      I Step size to incr. the DAC
1220 Dstep=INT(Vstep+2^1B/Vref)
1230
1240 PRINT
1250 PRINT "Sempling";Semples; "points between"; Vmin; "end"; Vmax; "volts."
1260 PRINT "Press eny key to ebort."
1270
1280
                                       ! Quit if any key is pressed
1290 ON KBD GOTD Exit ,ALL
1300 FOR I=0 TD Semples-1
1310
        DISP "Conversion $":I
                                       ! Digital value for this sample
1320
        Ovel=I+Ostep+Omin
                                       ! Set the DAC with velue in Dvel
1330
        6DSUB Set dec
1340
1350
        TRIGGER 709
                                       I Stert the DVM
1360 Rd: STATUS 709;Stet
1370
       IF BIT(Stet,0)<>1 THEN Rd
                                       ! Weit till reedy
1380
        ENTER 709; Input(0,I)
                                       ! Read DVM
1390
        - 1
                                       1 Reed ADC under test
1400
       Input(1,I)=READBIN(3)
1410
       Index=Input(1,I)
1420
       Bin(1,Index)=Bin(1,Index)+1
1430
       - 1
1440
       FOR J=1 TO 9
                                       ! Update the bins
1450
           Index=READBIN(3)
1450
           Bin(1.Index)=Bin(1.Index)+1
1470
       NEXT J
14BØ NEXT I
1490 DISABLE
                                       I Turns off key-abort function
1500
1510
     - 1
1520 Write_file: 1
1530 PRINT #1:Semples,Input(*)
                                   1 Store dete
1540 PRINT $1;2"Res_Bin(+)
1550 PRINT #1: Vref.Res.Vtr(+)
1560 !
1570 1
1580 Exit: ASSIGN $1 TD +
                                      ! Close the file
1590 DISP "Program terminated."
1600 BEEP
1510 WAIT 750
1620 ENABLE
1630 GOTD Constents
1640 END
1650
     1
1660 1
1670 Set_dec:
                ! Velue is pessed in through Dvel to set the DAC
1580
        High=INT(Dval/65536)
                                 ! High byte for the DAC
1690
        Mid=INT(Dvel/256)-256+Hich
                                      1 Middle byte for DAC
1700
        Low=Dvel-65536*High-256*Mid
                                      I Low byte for the DAC
1710
        1
1720
        WRITE BIN 2;High,High+1024,High 1 \
1730
        WRITE BIN 2:Mid Mid+512 Mid
                                       ! - Send word to the DAC
1740
        WRITE BIN 2:Low,Low+256,Low,0
                                        1 /
1750
        1
1760
        WAIT 100
                                       ! 100ms delay
1770 RETURN
                           A-16
1780 1
1790 1
```

1800 1 1810 | -----1820 ! \*\* TOGEN (TOGSUB ver 4.0) . . . 1840 1 \*\* ... 1850 ! \*\* This function determines the input voltage just before ... end efter e toggle point of the ADC under test (in this 1850 1 ++ •• 1870 \*\* cese, the 58HC11's on-board converter). The full 18 bits ... 1880 1 \*\* resolution of the precision DAC are used to obtain as .. 1890 1 ... accurate results as possible. The results are averaged ... 1900 1 ++ and returned in the function name. The formet is: •• 1910 1 \*\* •• 1920 1 ++ FNVtrens(Toopt, Res. Vref) ... 1930 1 \*\* \*\* 1940 1 ++ where: ... 1950 1 ++ Togpt - the desired ADC output velue SEFORE ... 1950 E ++ the transition. 0 <= Toopt <= (2\*Res)-2 \*\* 1970 1 ++ - the resolution of the ADC under test Res . . 1980 1 \*\* (in bits) •• 1990 1 \*\* Vref - the ADC reference voltege •• 2000 1 \*\* ... 2010 1 ++ Note: The OVM and SPIO busses must be initialized before ... 2020 | ++ this function is celled. ... 2030 1 \*\* ... 2040 1 ++ Version 2.0 edded e lower resolution binery pre-seerch . . 2050 1 ++ which dremetically reduced the search time for a toggle . . 1 ++ 2050 point. ... 2070 1 ++ Version 3.0 mede e few changes to give the function .. 2080 ! .. the cepebility to cetch missing code. The function then ... 2090 1 ++ then gives the users the option to enter a new toggle point ... 2100 1 ++ (or the same one to check for repeatability) or to terminate ... 2110 1 ++ the progrem. Returns e 999 to indicate missing code error. •• 2120 1 \*\* ... 2130 1 ++ Version 4.0 mede e couple more changes to help fight ... 2140 . .. missing code errors by checking the ADC output efter coming ... 2150 1 ++ out of the binery search and kicking it back up there if the \*\* 2150 1 \*\* ADC velue was below the entered toggle point velue. • • 2170 ! ++ ... 2180 MICHAEL PANKRATZ 24 JUN 1987 1 \*\* ... 2190 1 ... ... 2200 ...... 2210 DEF FNUtrens(Toopt,Res.Uref) 2230 1 2240 1 2250 Init: 1 2250 PRINT Togpt: "-->":Togpt+1 2270 Cvolt=0 I Current DAC output voltage 2280 Cedc=0 ! Current ADC output velue 2290 Pvolt=0 Previous DAC output voltage 2300 Pedc=0 ! Previous ADC output velue 2310 1 2320 2330 Vmin=Togpt+(Vref/2^Res) ! Starting input voltage to ADC 2340 Dmin=INT(Vmin+2^18/Vref) ! Stert velue for DAC 2350 Ustep=Uref/2^(Res+1) ! 1/2 LS8 of the ADC under test 2360 Dstep=INT(Vstep+2^18/Vref) ! Step size of DAC 2370 1 2380 1 2390 Dec=Dmin A-17

```
2400 8in_ras=2^(18-13)
                                         ! Set min step size to 13 bit res.
 2410 Sint! Sinery search for ADC toggle point (to 13 bit resolution)
 2420
        IF Dstap<8in_res THEN Seg
                                         1 Teke the DAC to 13 bit resolution
 2430
         Dec=Dec+Dstep
                                         | DAC input velue
 2440
         IF Dec>262143 THEN Dec=262143
                                        ! Prevent over-renging the DAC
 2450 Lp2:GDSU8 Set dec
                                         | Set the DAC
 2460
         Cedc=READ8IN(3)
                                         1 Gat current ADC value
 2470
         DISP "DAC input:";Dec,"ADC output:";Cade
 2480
         IF Cedc<=Togpt THEN Bin
                                        | Did toggla occur?
 2490
        Dac=Dec-Dstep
                                         ! Set DAC to before toggle point
 2500
        IF Dec<0 THEN Dec=0
                                        I Prevant under-renging the DAC
        IF Dstep>=Bin_res THEN Dstep=INT(Dstep/2) ! Divide step size by 2
2510
2520 GDTD Lp2
2530 1
2540 1
2550 Seq: / Sequentiel search of toggle point (18 bit resolution)
2560 Dstep=1
                                         ! Set DAC step size to !
2570 IF Cedc=Togpt THEN Lp3
                                         ! Meke sure ADC velue is good
      Dstap=8in_res
2580
                                         ! Set DAC step size to min velue
2590
         GDTD 8in
                                         ! Try egain
2600 !
2610 Lp3:Dec=Dec+Dstep
       6DSU8 Set_dec
2620
                                         1 Set tha DAC
26 3 A
         Padc=Cedc
                                         ! Store previous velue of ADC
2640
         Cadc=READBIN(3)
                                         ! Get current ADC value
2650
        DISP "DAC input:";Dac, "ADC output:";Cedc
2660
        IF Cedc>Padc THEN Exit
                                        ! Did toggle occur?
2670 GDTD Lp3
2680
2690 1
2700 Exit: 1
2710 GDSU8 Reed_dvm
                                        I Current DAC output
2720 Cvolt=Voltege
2730 Dec-Dec-Datep
2740 GDSU8 Set dag
2750 GDSU8 Reed_dvm
                                         ! Previous DAC output
2750 Pvolt=Voltega
2770 Ave=(Cvolt+Pvolt)/2
                                        I Average to find transition voltage
2780
2790
2800 IF (Cadc=Padc+1) AND (Cedc=Togpt+1) THEN Dk !No missing codes
2810 PRINTER IS 15 !Dutput devica is the scre
                                        ! Dutput devica is the screen
2820 FDR X=1 TD 3
       8EEP
2830
2840
         WAIT 250
2850 NEXT X
2860 PRINT "Missing Coda!"
2870 PRINT "Actuel results: ";Pedc;"-->";Cedc
2880 PRINT "Desired results:";Togpt;"-->";Togpt+1
2890 Enr$="N"
2900 EDIT "Enter a New toggla point or Tarminete (N/T)?" ,Err$
2910 IF UPCs(Errs(1,1])="T" THEN Term
2920 Inp: INPUT "Enter desired ADC output SEFDRE the toggle".Toggt
2930 IF (Togpt<0) DR (Togpt>2*Ras-2) THEN Inp
2940 GDTD Init
2950 Term: Ave=999
2960 Dk: RETURN Ave
2970 ENEND
2980
     1
                            A-18
2990 1
```

3000 1 3010 Set\_dac: | Celculetes DAC input word and sends it to the DAC ! Digitel velue for this sample 3020 Dvel=Dec ! High byte for the DAC 3030 High=INT(Dval/65536) | Middle byte for the DAC 3040 Mid=INT(Dve1/256)-256+Hich ! Low byte for the DAC 3050 Low=Dvel-65536+High-256+Mid 3060 WRITE BIN 2;High,High+1024,High  $\pm X$ 3070 WRITE BIN 2:Mid, Mid+512, Mid 1 - Set the DAC 17 3080 WRITE BIN 2:Low,Low+256,Low,0 ! Peuse for 100 msec 3090 WAIT 100 3100 RETURN 3110 ! 3120 1 3130 1 3140 Reed\_dvm: ! Tekes one DVM reeding 3150 ! It returns the velue in 'Voltege' ! Begin reeding DVM 3160 TRIGGER 709 3170 Wait: STATUS 709:Dymstat 3180 IF BIT(Dymstet,0)<>1 THEN Weit | Is it finished? 3190 ENTER 709: Voltege I Read the value from the DVM 3200 RETURN

10 1 ..... DMAIL The Trensmitter .... 20 1 ++ 30 ... 40 1 \*\* This program was written to run on an HP 98458. It ... 1 ++ 50 ! \*\* reeds in e rew date file created by GETDAT and sends it over \*\* 60 ++ the HP-IS bus to e HP 9235 computer. There are several ... 70 80 1 \*\* things which must be noted: .... 90 1 \*\* ... 1. The 98458 must be configured as the controller (it is ... 100 1 ... ... normelly in this mode), end the 9235 must be in the 110 1 ... non-controller mode. This requires changing a jumper ... 1 ++ 120 on the motherboard of the 9235 (jumper should connect ... 1 \*\* 130 the left two promos). Se sure to put the jumper beck ... 140 1 ++ to its original position when the transfer is completed. ... 150 1 \*\* ... 160 1 \*\* 2. The 9235 must have its version of DMAIL (the receiver) ... 170 1 \*\* running first, before this program is started, or it ... 180 1 ++ 190 1.... will miss some of the dete. ... 200 1 ++ ... 3. The DMAILer only sends over rew dete files. If it ... 210 1 ++ 220 1 ++ is desired to send a SASIC program, use EMAIL. \*\* 1 ++ ... 230 1.++ ... 240 Written by HEWLETT-PACKARD 250 1 ++ ... 260 ! \*\* Modified by Michael Penkretz 20 July 1987 ... ... 270 1 ++ 280 DIM Dete1(1,1024),Dete2(1,255),Vtr(3) ! The dete erreys 290 300 ! The size of a rew date file Size=81 310 320 1 PRINTER IS 16 330 340 PRINT PAGE 350 PRINT TAB(35): "HP DATA MAILER" 350 PRINT TAB(22); "Dete trensfer from e 98458 to e 9235" 370 PRINT LIN(3) 380 390 400 Input: SEEP Detefiles="A01F8" 410 ! Input file neme 420 EDIT "Enter neme of file to trensfer (must be ASCII):",Datefile\$ 430 ASSIGN \$1 TD Detefile\$.Stet 440 IF Stet<>1 THEN Cont ! Does file exist? 450 PRINT "File ":Detefile\$:" does not exist." 450 PRINT 470 8EEP WAIT 200 480 GDTD Input 490 500 1 510 Cont: | 520 DUTPUT 720;Detefile\$,Size | Send over the file neme & size \$30 - 1 S40 1 SS0 Read\_file: 1 560 DISP "Reeding data from file..." 570 READ \$1;Size1 580 REDIM Data1(1.Size1-1) 590 READ \$1;Detel(+) ! Reed in first erray

```
A-20
```

```
600
         READ #1;Siza2
610
         REDIM Oata2(1,Size2-1)
620
         REA0 $1;0ata2(+)
                                      ! Raad in second array
         READ $1; Vraf, Ras, Vtr(+)
630
                                      ! Raad in raamaining data
640
      ļ
650
      1
660 Sand_data:
                 1
670
         OISP "Sanding data over HPI8..."
680
         OUTPUT 720:Sizal
                                      1 Sand siza of 1st array
690
         FOR I=0 TO 1
700
            FOR J=0 TO Siza1-1
710
              OUTPUT 720:Oatal(I,J) | Sand 1st array
720
           NEXT J
730
         NEXT I
         OUTPUT 720; Size2
740
                                       1 Size of 2nd array
750
         FOR I=0 TO 1
760
           FOR J=0 TO SizaZ-1
770
              OUTPUT 720;Oata2(I.J) / Send 2nd array
780
           NEXT J
790
         NEXT I
800
         OUTPUT 720; Vraf
                                       ! Sand remaining valuas
810
         OUTPUT 720;Res
820
         FOR I=0 TO 3
           OUTPUT 720:Vtr(I)
830
840
         NEXT I
850 Eoj:
          1
860
      ASSIGN $1 TO +
                                      ! Closa input fila
870
      OISP "Oata transfar complated."
880
      8EEP
890
      ENO
```

10 +++ for the 9236 DATAMAIL The Receiver ... 20 30 ... 1 ++ 40 This program wes written to run on the HP 9236 computer. ... 50 1 .... + ... It receives deta files created by GETDAT over the HPIB ... 60 ++ bus and stores it on disk. The first item transfered over . . . 70 the HPIB bus is the file neme and size so this program does ... 1 ++ RØ not need to prompt the user for any information. There are ... 1 ++ 90 several things which must be observed for the Data Mailer to ... 100 1 ++ ... 110 1 ++ operate properly: • • 120 1 ++ 1. The 9B45B must be configured as the controller (it is .. 1.30 1 ++ normally in this mode), end the 9236 must be in the ... 140 1 ++ non-controller mode. This requires changing a jumper ... 150 1 ++ on the motherboard of the 9236 (jumper should connect ... 160 1 \*\* the left two prongs). Be sure to put the jumper back •• 1 ++ 170 to its original position when the transfer is completed. ... 1 \*\* 180 \*\* 190 1 \*\* 2. The 9236 must have its version of DATAMAIL (the Receiver) ... 200 1 ++ running first, before the Transmitter program on the ... 210 1 ++ 9845B is started or some of the data will get lost. ... 220 1 ++ ... 230 1 \*\* ! \*\* 3. The EMAILer can only send ASCII formated files. If it ... 240 is desired to send e BASIC program, this program will ... 250 1 ++ ... not work. Use EMAIL2 to send progrems. 1 ++ 260 ... 270 1 \*\* ... 280 1 ++ 1 \*\* Written by HEWLETT-PACKARD ... 290 ! \*\* Modified by Michael Penkratz 20 July 1987 ... 300 ... 310 1 .... | ..... 320 DIM Data1(1,1024),Data2(1,256),Vtr(3) 330 340 350 DUTPUT 2:CHRS(255)&CHRS(75); I Clear the screen 360 PRINT TABXY(33,2); CHR\$(136); "HP DATA MAILER" 370 PRINT TAB(22); CHR\$(13B); "Data transfer from a 98458 to a 9236" 380 390 PRINT 400 PRINT 410 PRINT 420 430 ASSIGN ØIfile TD 7 ! Set up HPIB like an input file 440 450 460 DISP "Waiting for data." I Read filename & size off the HPIB 470 ENTER @Ifile:Dutfile\$;Fsize 480 DISP "Receiving fileneme." 490 BEEP 500 1 510 Open\_file: 1 520 DN ERROR 60508 File\_exists 530 CREATE BOAT Dutfile\$.Fsize I Doen output file on disk ASSIGN ODfile TD Dutfile\$ 540 550 DFF ERROR 560 1 570 - I 580 Reed data: 1 590 8EEP A-22

```
OISP "Receiving dete..."
600
        ENTER ØIfila:Sizel
                                        ! Read in size of 1st erray
610
620
        REDIM Octel(1,Size1-1)
630
        FOR I=0 TO !
640
           FOR J=0 TO Size1-1
                                        I Reed in first array
              ENTER @Ifile:Octel(I.J)
650
660
           NEXT J
670
        NEXT I
                                        + Size of 2nd arrev
680
        ENTER @Ifile:SizeZ
        REDIM Octo2(1.Size2-1)
690
        FOR I=0 TO 1
700
           FOR J=0 TO Size2-1
710
              ENTER @Ifile;Oeta2(I.J) ! Reed in second erray
720
730
           NEXT J
740
        NEXT I
750
        ENTER @Ifile:Uref:Res
                                       Reed in rameining dete
        FOR I=0 TO 3
760
770
           ENTER @Ifile:Vtr(I)
780
        NEXT I
790
     1
800
    1
810 Write_date:
                 1
       OISP "Writing dete to e file..."
820
        OUTPUT @Ofile;Sizel;Octe1(*)
830
        OUTPUT @Ofile:SizeZ:OeteZ(+)
840
850
        OUTPUT @Ofile;Vref;Res;Vtr(+)
860
      - E
870
     1
880 Eof:
          1
                                   Close the files
        ASSIGN @Ofile TO +
890
900
        ASSIGN ØIfile TO +
910
       OISP "Oete trensfer complete."
        PRINT CHR$(140); "Oete is stored in "; CHR$(136); Outfile$
920
930
        GOTO Exit
940
     t
950
     1
960
     .
970 File_exists: ! Purges the file if it elreedy exits
        IF ERRN=54 THEN
980
990
           PURGE Outfile$
1000
           RETURN
1010
        ELSE
          PRINT CHR$(137);CHR$(130)
1020
           PRINT "Terminel Error!"
1030
          PRINT "Error code";ERRN
1040
1041
          PRINT CHR$(128);CHR$(139);
1042
           STOP
1050
       ENO IF
1060
         1
1070
         1
1080 Exit:BEEP
1090 PRINT CHR$(139)
1100 ENO
```

101 I en the 9236 ERROR ver 5.236 20 ... 30 .... 40 1 ... ... 50 1 ... This program takes the date file created by GETDAT and ... 60 ! \*\* celculates the offset error, gain error, integral monlin-\*\* 70 ! \*\* eerity, differentiel nonlineerity, end ebsolute errors. The ... 20 ! \*\* nonlineerity and absolute errors are written to files which \*\* 90 mey be reed by PLOT if desired. 1 44 ... 100 1 ... .. 110 . .. INL error is celculated using the method outlined in \*\* 170 1 \*\* ANALDS-DISITAL CONVERSION HANDBOOK, 3rd ED (Amelog Devices). \*\* 130 1 ... pp 317-330. \*\* 140 1 ... . . 1 ... ONL error is celculated using the histogram method 150 •• 160 ! \*\* outlined in D. Doerfler's thesis, p 34. ... 170 1 ... ... 180 1 ... ABS error is the difference between the ADC output end •• 190 1 ... the ideal streight line. ... 200 1 ... . . 210 1 ... Offset and Gain errors are also calculated using the ... methods obtained from the A-D CONVERSIONS HANDBOOK, pp 317-330. \*\* 220 1 ... 230 1 ... ... 240 1 ... Version 4.0 edded a loop to check for non-monotonicities ... 250 1 .... end missing code. Counters keep treck of the number of ..... 260 1 ... occurrences end the lest element is elso stored. The number ... 270 1 .... of occurences end the velue of the lest occurences are then ... 280 1 ... printed out. \*\* 290 1 ... \*\* 300 Version 5.0 edded Alphe & Bete, correction fectors, to 1 ... \*\* 310 . .. help eliminete offset end gein errors from the dete. It now ... 320 ! \*\* celculates INL using 2 methods: endpoint (with Alphe & Sete) ... 330 i \*\* end the histogram method from Doerfler's thesis. Also fixed ... progrem to check for true missing code by detecting eny 340 1 ... ... empty bins reed in from the rew dete file. And edded a few 350 1.00 ... 360 . ... bells end whistles to make I/D a little more friendly. ... 370 1 ... Also using middle 2 Vtrens veriebles to store ADC velues for ... 380 1 ... the first end lest trensitions. ... 390 1 ... ... 400 1 .... \*\* 410 I .. MICHAEL PANKRATZ 11 August 1987 \*\* 420 1 ... \*\* 430 440 t. OIM Dete(1,1024),Abs(1,1024) I Must make these erreys larger if 450 OIM Bin(1,256),On1(1,256) OIM In1(1,256),Hin1(1,256) 460 testing on ADC with more than 470 8 bits. 1 480 DIM Vtrens(3),Non\_mono(1),Code(1) 490 01d=0 ! An error flea 500 510 PRINTER IS 1 520 PRINT CHR\$(12); CHR\$(140); 530 540 PRINT TAB(20); "OFFSET, GAIN, INL, ONL, & ABSOLUTE ERRORS" 550 PRINT CHR\$(136) 560 PRINT 570 PRINT A-24 580 1 590 1
```
ON ERROR GOTO No_file
600
610
     CAT
620 Inol: 8EEP
      Infiles="A01F2"
630
640
      OUTPUT 2:Infile$;
      INPUT "Enter input fileneme:", Infile$
650
6.60
      ASSIGN @Ifile TO Infiles
                                           I Open input file
670
      OFF FRROR
680
     GOTO Ino2
690
     1
700 No_file:
              - 1
        IF ERRN=S6 THEN
710
            PRINT CHR$(137);"Fila ";Infile$;" does not exist."
720
            PRINT CHR$(136)
730
740
            8EEP
            WATT .75
750
760
            GOTO Inn1
770
         ELSE
780
            PRINT CHR$(137):CHR$(130)
            PRINT "Error"; ERRN; "occurad while opening "; Infile$
790
            PRINT CHR$(128);CHR$(139)
800
810
            STOP
         ENO IF
820
830
      1
840
      -1
850 Inp2: 1
                                           ! Compute output filenemes
860
     Pos=LEN(Infila$)-3
870
     Neme$=Infile$[Pos]
880
     Outfile!s="EINL_"&Nemes
                                            ! End point INL
      Outfile2s="HINL_"&Nemes
890
                                            | Histogrem INL
                                             | Histogram DNL
900
     Outfile3$="ONL_"&Nema$
      Outfile4s="A85_"&Nemes
                                             | Totel Error
910
920
     OUTPUT 2:Outfilats:
930
     INPUT "Enter fileneme for end point INL error:",OutfileIS
940
     OUTPUT Z:Outfile29:
950
     INPUT "Entar finleneme for histogram INL arror:",Outfile2$
     OUTPUT 2:Outfile39:
960
970
     INPUT "Enter fileneme for histogrem ONL error:",Outfile3s
980
      OUTPUT 2;Outfile4$;
990
      INPUT "Enter fileneme for ebsolute error:" .Outfile4$
1000
1010
1020 ENTER @Ifile:Semples
                                              ! Reed in dete
1030 REOIM Octa(1.Semplas-1).Abs(1.Semplas-1)
1040 ENTER @Ifile:Dete(+)
1050
1060 ENTER ØIfile:Osemples
1070 REOIM Sin(1,Osemples-1),Onl(1,Osemples-1)
1080 REOIM Ini(1,Osemples-1),Hinl(1,Osemples-1)
1090 ENTER @Ifile:8in(+)
1100 ENTER @Ifile:Vref:Res:Vtrans(+)
1110
1120
      1
1130 Constents: 1
1140 Vmin=0
1150 Vmex=Vref
1160 Lsb=Vref/2*Res
1170 Vf=Vtrens(0)
                                             1 Voltage to cause first transition
1180 V1=Vtrans(3)
                                             ! Voltage to ceuse lest tensition
1190 Cf=Vtrens(1)+1
                              A-25
                                             ! Count efter first trensition
```

```
1200 Cl=Vtrans(2)
                                             ! Count after last transition
 1210 1
 1220 IF (Cf<>INT(Cf) AND C1<>INT(C1)) DR (Cf=0 AND C1=0) THEN
 1230
          Cf=1
                                             ! If processing an old data file,
 1240
          C1 = 255
                                             1
                                                  assign default values to
 1250
          01d=1
                                             1
                                                  Cf & Cl and set a flag
 1250 ENO IF
 1270
 1280
      1
 1290
      1
 1300 PRINT
 1310 PRINT "Calculating offsat and gain errors."
 1320 | Offsat error
 1330 Voffsat=Vf+(Vf-V1)/(C1-Cf)+Lsb/2
1340 Coffsat=Voffsat/Lsb
1350
1360
      - 1
1370
      | Gain arror
1380 Voain=Vraf-2+Lab+Vf-V1
1390 Coain=Voain/Lsb
1400
1410
1420
      1
1430 PRINT "Calculating absolute arror."
1440 Amax=-65536
1450 Amin=65536
1460 FOR X=0 TO Samples=1
                                             ! Absoluta arror
1470
         Abs(0,X)=Oata(0,X)
1480
         Abs(1,X)=Oata(1,X)-(Oata(0,X)-Umin)+2^Ras/(Umax-Umin)
1490
         IF Abs(1,X)>Amax THEN
1500
            Amax=Abs(1,X)
1510
            Max2=Abs(0.X)
1520
         ENO IF
1530
         IF Abs(1,X)<Amin THEN
1540
            Amin=Abs(1.X)
1550
            Min2=Abs(0,X)
1560
         ENO IF
1570 NEXT X
1580
      1
1590
      1
1600
1610
      PRINT "Corracting raw data."
1620
      Alpha=Lsb+(C1-Cf)/(V1-Vf)
                                             ! Oata correction constants to
1630 Bata=Lsb+((VI+Cf-Vf+Cl)/(VI-Vf)-1/2) | aliminate offset & gain errs
1640
1650 FOR I=0 TO Samplas-1
                                             ! Corract raw voltaga data
1660
         Oata(0,I)=Alpha+Oata(0,I)+Beta
1670 NEXT I
1680 1
1690 FOR I=0 TO 3
                                              I Corract the transition voltagas
1700
        Vtrans(I)=Alpha+Vtrans(I)+Bata
1710 NEXT I
1720
1730
      н
1740
1750 PRINT "Calculating and point integral nonlinearity error."
1750 Slopa=254/(Vtrans(3)-Vtrans(0))
1770 Imax=-65536
1780 Imin=65536
1790 Prev=0
                             A-26
```

```
1800 I=1
                                            ! Intagral Nonlinearity Error
1810 FOR X=0 TO 5amplas=1
        IF Data(1,X)>Prav THEN
1820
1830
            Inl(0,I)=Oata(1,X)
1840
            Inl(1,I)=Oata(1,X)=5lope+(Oata(0,X)=Lsb/2)=1
1850
            IF Inl(1,I)>Imax THEN
1860
              Imax=Inl(1,I)
               Max1=Inl(0,I)
1870
1880
            ENO IF
            IF Inl(1,I)<Imin THEN
1890
1900
              Imin=Inl(1,I)
1910
             Min1=Inl(0,I)
1920
            ENO IF
1930
            Prev=Oete(1,X)
1940
            I=I+1
1950
        ENO IF
1960 NEXT X
1970
     1
1980
     1
1990
2000 PRINT "Calculating histogram integral nonlinearity error."
2010 Eno=0
2020
     FOR X=1 TO Osamples-2
2030
         Eno=Eno+Bin(1,X)
2040
     NEXT X
2050 Eno=Eno/(Osamoles-2)
2060
2070 Slopa=0
2080 FOR X=1 TO Daamolas-2
2090
         5lope=5lope+8in(1,X)
2100 NEXT X
2110 5lopa=5lope/(Eno+(Osamplas-2))
2120 !
2130 Hmax=-65536
2140 Hmin=65536
2150 FOR X=0 TO Osamplas-1
2160
        Hinl(0,X)=X
2170
        Hinl(1.X)=0
2180
         FOR Y=@ TO X-1
2190
            Hinl(1,X)=Hinl(1,X)+8in(1,Y)
2200
         NEXT Y
2210
         Hinl(1,X)=(Hinl(1,X)-8in(1,0))/Eno+(1-X)+5lopa
2220
         IF Hinl(1,X)>Hmax THEN
2230
           Hmax=Hinl(1,X)
2240
            Mex3=Hinl(0,X)
2250
         ENO IF
2260
         IF Hinl(1,X)<Hmin THEN
2270
           Hmin=Hinl(1,X)
2280
           Min3=Hinl(0,X)
2290
        ENO IF
2300 NEXT X
2310
     1
2320
      t
2330
     - 1
2340 PRINT "Calculating histogram differential nonlinearity error."
2350 Omax=-65536
2360 Omin=65536
2370 Eno=10+2*10/Osamples
                                            1 DAC resolution is 2110
2380
                                              ADC resolution is 2°8
2390 Eno0=Eno/2
                                            ! END for first bin (1/2 tha normal)
                             A-27
```

```
( ENO for last bin (3/2 the normal)
2400 Eno1=3/2+Eno
                                           1 Oifferential Nonlinearity Error
2410 FOR X=0 TO Dsamplas-1
2420
         On1(0,X)=X
2430
         On1(1,X)=Bin(1,X)/Eno-1
                                                        ! Calculate first bin
2440
        IF X=0 THEN On1(1,X)=Bin(1,X)/Eno0-1
        IF X=Osamples-1 THEN Onl(1,X)=Bin(1,X)/Eno1-1 ( Calculate last bin
2450
2460
        IF Onl(1.X)>Omax THEN
2470
           Omax=Onl(1,X)
24BØ
           Bmax=On1(0,X)
        ENO IF
2490
2500
        IF Onl(1,X)<Omin THEN
           Omin=Onl(1,X)
2510
2520
           Bmin=Onl(0,X)
        END IF
2530
2540 NEXT X
2550 1
2560
2570
2580 PRINT "Searching for non-monotonic values and missing code."
2590 Non_monotonic=0
                                           | Non-monotonic error counter
                                            | Missing code countar
2600 Missing_code=0
2510 Prav=0
2520 FOR X=0 TO Samplas-1
        IF Data(1,X)<Pray THEN
                                            I Check for non-monotonicitias
2630
2640
           Non_monotonic=Non_monotonic+1
           Non_mono(0)=Oete(0,X)
                                            1 Stores the last occurrence
2650
2660
           Non_mono(1)=Oate(1,X)
         ENO IF
2670
2680
         Prav=Oata(1,X)
2690 NEXT X
2700 1
2710 FOR X=0 TO Osamplas-1
2720 IF Bin(1,X)=0 THEN
                                            I Check for missing coda
2730
           Missing_code=Missing_code+1
           Coda(0)=Date(0,4+X)
2740
                                           I Stores the last occurrence
2750
           Code(1)=8in(0,X)
         END IF
2760
2770 NEXT X
2780 1
2790
     .
2800
     1
2810 Print_results: BEEP
2820 Outs="PRINTER"
2830 OUTPUT 2;Out$;
2840 INPUT "List device (SCREEN/PRINTER):".Outs
2850 IF UPC$(Out$[1,1])="P" THEN PRINTER IS 701
2860
     - 1
                           Maximum: ", 30.30, " LSBs at bit ", 30
                IMAGE "
2870 Maxform:
               I MAGE *
                           Minimum: ", 30.30, " LSBs at bit ", 30
2880 Minform:
2890 1
2900 PRINT TAB(20); "ERROR CALCULATIONS"
2910 IF UPC$(Out$[1,1])="P" THEN
2920
         PRINT
2930 ELSE
2940
         PRINT CHR$(13B)
2950 ENO IF
2960 PRINT
2970 PRINT "Input Filanama: ";Infile$
2980 PRINT
2990 PRINT
                             A-28
```

```
| Round data (3 places)
3000 Coain=PROUND(Coain,-3)
3010 Coffsat=PRDUND(Coffset,-3)
3020 Alpha=PROUND(Alpha,-S)
3030 Beta=PROUND(Beta.-5)
3040 PRINT "Gain Error: ";Cgain; "LSBs"; TAB(40); "Alpha: "; Alpha
3050 PRINT "Dffsat Error: ";Coffsat;"LSBs";TAB(40);"Bata: ";Bata
3060 PRINT
3070 PRINT "End point Intagral Nonlinearity Error ----- File: ";Dutfile:
3080 PRINT USING Maxformilmax Max1
3090 PRINT USING Minformalman, Mint
3100 PRINT
3110 PRINT "Histogram Intagral Nonlinearity Error ----- File: ":Outfile2$
3120 PRINT USING Maxform; Hmax, Max3
3130 PRINT USING Minform Hain Min3
3140 PRINT
3150 PRINT "Histogram Differential Nonlinearity Error -- File: ":Dutfile35
3150 PRINT USING Maxform: Dmax , Bmax
3170 PRINT USING Minform; Dmin, Bmin
3180 PRINT
3190 PRINT "Total Error ----- Fila: ":Dutfile4$
                                          | Round data
3200 Amax=PRDUND(Amax -3)
3210 Amin=PROUND(Amin.-3)
3220 Max2=PRDUND(Max2,-4)
3230 Min2=PROUND(Min2,-4)
3240 PRINT "
                Maximum: "{Amax:"LSBs at";Max2:"v"
                Minimum: ";Amin:"LSBs at":Min2:"v"
3250 PRINT "
3260 PRINT
3270 IF Did THEN PRINT "Did data file, dafault and count values used:"
32BØ V/=PROUND(V/,-4)
3290 V1=PROUND(V1,-4)
3300 PRINT Cf: ->":Cf+1:": ":Vf:"v":TAB(40):Cl-1:"->":Cl:": ":Vl:"v"
3310
3320 PRINT
3330 PRINT "Bin 0:";Bin(1.0);TAB(40);"Bin 255:";Bin(1.255)
3340 !
3350 IF Non_monotonic THEN
3360
         PRINT
         PRINT "Non-monotonicity occurrad";Non_monotonic;"times."
3370
         Non_mono(@)=PRDUND(Non_mono(@),-4)
3380
         PRINT "The last occurrance was";Non_mono(1); "at";Non_mono(0); "v"
3390
3400 END IF
3410 !
3420 IF Missing_coda THEN
3430
         PRINT
         PRINT "Missing code occurred" (Missing_code; "times."
3440
3450
         Coda(@)=PROUND(Coda(@),-4)
         PRINT "The last occurrance was";Code(1);"et about";Code(0);"v"
3460
3470 END IF
3480 1
3490 Ejact: IF UPC$(Dut$[1,1])="P" THEN PRINT CHR$(12)
3500 PRINTER IS 1
3510 1
3520 1
3S30 File:
            1
3540 DN ERROR GDSUB Fila_axists
3550
3560 Dutfila$=Outfila1$
                                           § Writa end point Integral Error
 3570 Racords=INT(Dsamples/16)+1
3580 CREATE BOAT Dutfile1$ Racords
 3590 ASSIGN ODfila TD Dutfilals A-29
```

```
3600 OUTPUT @Ofile;Osemples;Inl(*)
3610 ASSIGN @Ofile TO .
3620 !
                                           I Write histogrem Integrel Error
3630 Outfiles=Outfile2s
3640 Records=INT(Osemples/16)+1
3650 CREATE BOAT Outfile2%,Records
3660 ASSIGN @Ofile TO Outfile28
3670 OUTPUT @Ofile:Osemples:Hinl(+)
3680 ASSIGN @Ofile TO .
3690 1
                                          ! Write histogram Oifferentiel Err
3700 Outfile$=Outfile3$
3710 Records=INT((Osemples)/16)+1
3720 CREATE 80AT Outfile3$,Records
3730 ASSIGN @Ofile TO Outfile3$
3740 OUTPUT @Ofile:Osemples:Onl(+)
3750 ASSIGN OOfile TO .
3760
3770 Outfile$=Outfile4$
                                           ! Write Absolute Error
3780 Records=INT(Semples/16)+1
3790 CREATE BOAT Outfile4$ .Records
3800 ASSIGN OOfile TO Outfile4$
3810 OUTPUT @Ofile:Semples:Abs(+)
3820 ASSIGN COfile TO .
3830 GOTO Exit
3840 1
3850 1
3860 File_exists: I Purge file if it elreedy exists
        IF ERRN=S4 THEN
3870
3880
           PURGE Outfiles
3890
            RETURN
3900
        ELSE
3910
           PRINT CHR$(137); CHR$(130)
            PRINT "Error": ERRN: "occured when writing to ":Outfile$
3920
3930
           PRINT CHR$(128);CHR$(139)
           STOP
3940
        ENO IF
3950
3960 1
3970 1
3980 Exit: !
3990 ASSIGN @Ifile TO +
                                          | Close file
4000 !
4010 SEEP
4020 PRINT CHR$(139)
4030 OISP "Program termineted."
4040 !WAIT .75
4050 !OISP "Loeding CRUNCH progrem."
4060 !LOAO "CRUNCH"
4070 ENO
```

1.0 CRUNCH ver 3.238 . . . for the 9236 20 1 ++ 30 ... 1 .... 40 This program takes the data file created by ERROR and ... 50 1 ++ I ++ streemlines the date by finding the relative meximums and ... 60 \*\* minimums and throws the rest of the date eway. The output ... 79 i \*\* file is 1/4 the size of the input file (256 points compared ... 80 1 \*\* to 1024). The output file can be read by PLOT if a graph ... 90 I \*\* is desired. Version 3.0 puts X exis in terms of AOC output. ... 100 •• 110 1 ... 13 July 1987 ... . .. MICHAEL PANKRATZ 120 ... 130 1 44 . ..... 140 150 160 OIM Inl(1,1024).Out(1,256) 170 180 1 190 PRINTER IS 1 200 PRINT CHR\$(12): 1 Clear screen PRINT TA8(27); CHR\$(138); "CRUNCH ABSOLUTE ERROR CATA" 210 220 PRINT 230 PRINT 240 PRINT 250 260 Infiles="ABS 01F2" 270 280 Incl: | 290 BEEP 300 ON ERROR SOTO No file 310 OUTPUT 2; Infile\$; 320 INPUT "Enter input INL error fileneme:", InfileS ASSIGN @Ifile TO Infiles 330 ! Open input file 340 OFF ERROR 350 GOTO Inp2 1 360 1 370 No file: 380 IF ERRN=56 THEN PRINT CHRS(137); "File "; InfileS; " does not exist." 390 400 PRINT CHR\$(138) 410 8EEP 420 WAIT .75 430 GOTO Inpl 440 ELSE PRINT CHR\$(137):CHR\$(130) 450 460 PRINT "Error" (ERRN; "occured when opening "; Infile\$ PRINT CHR\$(128):CHR\$(139) 470 STOP 480 490 END IF 500 1 510 1 520 Inc2: 1 530 Outfiles="C"&Infiles 540 OUTPUT 2:Outfiles: 550 INPUT "Enter cruched output fileneme:",Outfiles 560 570 1 580 ENTER @Ifile:Semples Read input file size 590 REOIM Inl(1,Semples-1)

```
A-31
```

```
600
      Samples2=INT(Semples/4)
610
     REDIM Out(1.Semples2-1)
620
     ENTER ØIfile:Inl(+)
                                           I Reed in the date
630
     ASSIGN @Ifile TO +
640
650
660
     PRINT "Crunching..."
670
     FOR I=0 TO Semples2-1
680
        Out(1.I)=0
        FOR J=0 TO 3
690
           IF A85(In1(1,I+4+J))(A85(Out(1,I)) THEN Nxt
700
710
              Out(1,I)=Inl(1,I+4+J) . I Put mex value in 2nd errey
                                           I Meke X axis the ADC output
720
              Out(0.1)=1
730 Nxt: NEXT J
740 NEXT I
750
760
      1
770 Write_deta:
                 1
780 ON ERROR 605U8 File_exists
790
     Records=INT((Semples2+1)/16)+1
800
     CREATE 8DAT Outfiles Records
                                          I Create new file
     ASSIGN @Ofile TO Outfiles
810
     OUTPUT @Ofile;Semples2;Out(+)
820
                                          | Write date to file
     GOTO Exit
830
840
     1
850 File_exists: !
        IF ERRN=S4 THEN
860
870
           PURGE Outfile$
880
           RETURN
890
        ELSE
900
           PRINT CHR$(137); CHR$(130)
           PRINT "Error ";ERRN;"occured when writing to ";Outfile$
910
920
           PRINT CHR$(128);CHR$(139)
930
           STOP
940
        ENO IF
950
      1
960
      .
970 Exit:
          E
     PRINT CHR$(139):
980
990
     ASSIGN @Ifile TO +
                                          | Close files
1000 ASSIGN @Ofile TO +
1010 SEEP
1020 OISP "Program terminated."
1030 ENO
```



Appendix B

\*\*\*\*\*\* ٠ \* SOURCE FILE: dvnrcf8.src \* \* Program. FUNCTION: \* \* DESCRIPTION: \* This program does A/D conversions in a loop \* that causes the HCll's ADC to have a sampling \* rate of 4.0 kHz. The A/D conversions are \* outputed to PORTB. This result is picked up \* by the IBM PCXT and is stored in a data file \* \* for later processing. \* The A/D configuration is stored in location \* 00. The channel converted is channel one and \* the result is read from from ADR3 which is \* × found at memory location \$1034. \* This program is for use with an 8 MHz crystal \* \* on the EVB board. \* \* DOCUMENTATION \* FILES: None. \* \* A/D configuration is stored in ARGUMENTS: \* location 00 prior to execution. \* \* RETURN: None. \* \* FUNCTIONS \* CALLED: None. \* \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 7-28-87 \* This program was created from REVISIONS: dvnrc.src. ADRO egu \$1031 equ \$1032 ADR1 equ \$1033 ADR2 equ \$1034 ADR3 PORTA equ \$1000 PORTB equ \$1004 LOOPNO equ 76

	org Idaa oraa staa	\$c400 \$1039 #\$80 \$1039	Power up A/D.
	ldy bset	#PORTA 0,y \$20	Point inx to PORTA
*	ldaa	\$00	Put A/D configuration accumulator A.
CONVERT	staa	\$1030	Initiate conversion.
DELAY	ldx dex bne	#loopno delay	Wait for conversion to be completed.
	ldab stab	ADR3 PORTB	
	bclr bset	0,y \$20 0,y \$20	Send pulse to IBM that data is ready.
	ldx ldx nop nop	#\$00 #\$00	Waste 10 clock cycles.
	bra	<b>CONV ERT</b>	

\*\*\*\*\* \* \* SOURCE FILE: dvrcf8.src \* \* Program. FUNCTION: \* \* DESCRIPTION: \* This program does A/D conversions in a loop \* that causes the HCll's ADC to have a sampling \* rate of 4.0 kHz. The A/D conversions are \* outputed to PORTB. This result is picked up \* by the IBM PCXT and is stored in a data file \* \* for later processing. 4 \* The A/D configuration is stored in location 00. The channel converted is channel one and \* the result is read from from ADR4 which is \* found at memory location \$1034. \* \* This program is for use with an 8 MHz crystal \* \* on the EVB board. \* \* DOCUMENTATION \* FILES: None. \* \* A/D configuration is stored in ARGUMENTS: \* location 00 prior to execution. \* \* RETURN: None. \* \* FUNCTIONS \* None. CALLED: \* \* AUTHOR: Jeffrey C. Daniels \* \* 7-28-87 DATE CREATED: \* This program was created from \* REVISIONS: dyrc.src. \*\*\*\*\*\*\*\*\* egu \$1031 AD R0 ADR1 equ \$1032 equ \$1033 ADR2 ADR3 equ \$1034 PORTA equ \$1000 PORTB equ \$1004 LOOPNO equ 76

	org 1daa oraa staa	\$c500 \$1039 #\$c0 \$1039	Power up A/D.
	ldy bset	#PORTA 0,y \$20	Point inx to PORTA
*	ldaa	\$00	Put A/D configuration accumulator A.
CONVERT	staa	\$1030	Initiate conversion.
DELAY	ldx dex bne	#LOOPNO DELAY	Wait for conversion to be completed.
	ldab stab	ADR3 PORTB	
	bclr bset	0,y \$20 0,y \$20	Send pulse to IBM that data is ready.
	ldx ldx nop nop	#\$00 #\$00	Waste 10 clock cycles.
	bra	CONVERT	

```
******
+
*
  SOURCE FILE:
                 dvnrcf2.src
*
*
                 Program.
  FUNCTION:
*
*
  DESCRIPTION:
   This program does A/D conversions in a loop
*
   that causes the HCll's ADC to have a sampling
÷
   rate of 4.0 kHz. The A/D conversions are outputed to PORTB. This result is picked up
*
*
   by the IBM PCXT and is stored in a data file
*
*
   for later processing.
+
   The A/D configuration is stored in location
*
   00. The channel converted is channel one and
*
   the result is read from from ADR2 which is
*
   found at memory location $1033.
*
   This program is for use with an 2 MHz crystal
*
*
   on the EVB board.
*
*
  DOCUMENTATION
*
                   None.
  FILES:
*
                   A/D configuration is stored in
*
  ARGUMENTS:
                   location 00 prior to execution.
*
*
*
                   None.
  RETURN:
*
*
  FUNCT IONS
*
                   None.
  CALLED:
*
                   Jeffrey C. Daniels
*
  AUTHOR:
+
*
  DATE CREATED:
                   7-28-87
*
                   This program was created from
*
  REVISIONS:
*
                   dynrc.src.
******
       equ $1031
ADR0
ADR1
       equ $1032
       equ $1033
ADR2
ADR3
       eau $1034
PORTA
       equ $1000
       equ $1004
PORTB
LOOPNO equ 15
```

	org 1daa oraa staa	\$c600 \$1039 #\$80 \$1039	Power up A/D.
	ldy bset	#PORTA 0,y \$20	Point inx to PORTA
	ldx stx	#LOOPNO \$01	Put delay loop length at locations 01 and 02.
*	ldaa	\$00	Put A/D configuration accumulator A.
CONVERT	staa	\$1030	Initiate conversion.
DELAY	ldx dex bne	\$01 Delay	Wait for conversion to be completed.
	ldab stab	ADR2 PORTB	
	bclr bset	0,y \$20 0,y \$20	Send pulse to IBM that data is ready.
	bra	CONV ERT	

```
*******
***
*
*
   SOURCE FILE: dyrcf2.src
*
*
   FUNCTION:
                  Program.
*
*
   DESCRIPTION:
*
*
    This program does A/D conversions in a loop
*
    that causes the HCll's ADC to have a sampling
*
    rate of 4.0 kHz. The A/D conversions are
*
    outputed to PORTB. This result is picked up
by the IBM PCXT and is stored in a data file
*
*
    for later processing.
*
*
    The A/D configuration is stored in location
*
    00. The channel converted is channel one and
*
    the result is read from from ADR2 which is
*
    found at memory location $1033.
*
    This program is for use with an 2 MHz crystal
*
    on the EVB board.
*
*
   DOCUMENTATION
*
   FILES:
                   None.
*
   ARGUMENTS:
                   A/D configuration is stored in
*
                   location 00 prior to execution.
*
*
   RETURN:
                   None.
*
*
   FUNCTIONS
*
   CALLED:
                   None.
*
*
  AUTHOR:
                   Jeffrey C. Daniels
*
*
  DATE CREATED:
                   7-28-87
*
*
  REVISIONS:
                   This program was created from
                   dyrc.src.
****
ADRO
       equ $1031
ADR1
      equ $1032
ADR2
      eau $1033
ADR3
      equ $1034
PORTA equ $1000
PORTB equ $1004
LOOPNO equ 15
```

	org ldaa oraa staa	\$c700 \$1039 <b>#</b> \$c0 \$1039	Power up A/D.
	ldy bset	<pre>#PORTA 0,y \$20</pre>	Point inx to PORTA
	ldx stx	<b>‡LOOPNO</b> \$01	Put delay length at locations 01 and 02.
*	ldaa	\$00	Put A/D configuration accumulator A.
CONVERT	staa	\$1030	Initiate conversion.
DELAY	ldx dex bne	\$01 Delay	Wait for conversion to be completed.
	ldab stab	ADR3 PORTB	
	bclr bset	0,y \$20 0,y \$20	Send pulse to IBM that data is ready.
	bra	CONVERT	

## GETDAT.EXE Make File

- getdat.obj : getdat.c local.h
   msc getdat;

## DYHIS.EXE Make File

- dyhis.obj : dyhis.c local.h
   msc dyhis;
- dyhis.exe : dyhis.obj
   link dyhis;

## DYFFT.EXE Make File

- cadd.obj : cadd.c complex.h
   msc/AL cadd;
- csub.obj : csub.c complex.h msc/AL csub;
- cmult.obj : cmult.c complex.h
   msc/AL cmult;
- cdiv.obj : cdiv.c complex.h msc/AL cdiv;
- cexpon.obj : cexpon.c complex.h
   msc/AL cexpon;
- cmplx.obj : cmplx.c complex.h
   msc/AL cmplx;
- cneg.obj : cneg.c complex.h
   msc/AL cneg;
- cmag.obj : cmag.c complex.h
   msc/AL cmag;
- cmagsq.obj : cmagsq.c complex.h
   msc/AL cmagsq;

cmath.lib : cmagsq.obj cmaq.obj cneq.obj cmplx.obj \ cexpon.obj cdiv.obj cmult.obj csub.obj cadd. obi lib cmath-+cadd; lib cmath-+csub: lib cmath-+cmult; lib cmath-+cdiv: lib cmath-+cexpon; lib cmath-+cmplx; lib cmath-+cneg; lib cmath-+cmag; lib cmath-+cmagsg: fft.obj : fft.c cmath.h complex.h local.h msc/AL fft; normal.obj : normal.c complex.h local.h msc/AL normal; window.obj : window.c cmath.h complex.h local.h msc/AL window; dyfft.obj : dyfft.c cmath.h complex.h local.h msc/AL dvfft; dyfft.exe : dyfft.obj normal.obj window.obj fft.obj cmath.lib link dyfft normal window fft,,, cmath.lib; HARMON1.EXE Make File cadd.obj : cadd.c complex.h msc/AL cadd; csub.obj : csub.c complex.h msc/AL csub; cmult.obj : cmult.c complex.h msc/AL cmult; cdiv.obj : cdiv.c complex.h msc/AL cdiv; cexpon.obj : cexpon.c complex.h msc/AL cexpon; cmplx.obj : cmplx.c complex.h msc/AL cmplx;

cneg.obj : cneg.c complex.h
 msc/AL cneg;

cmag.obj : cmag.c complex.h msc/AL cmaq; cmagsq.obj : cmagsq.c complex.h msc/AL cmagsg; cmath.lib : cmagsq.obj cmag.obj cneg.obj cmplx.obj \ cexpon.obj cdiv.obj cmult.obj csub.obj \ cadd. obi lib cmath-+cadd; lib cmath-+csub; lib cmath-+cmult: lib cmath-+cdiv; lib cmath-+cexpon; lib cmath-+cmplx; lib cmath-+cneg; lib cmath-+cmag; lib cmath-+cmagsg; fft.obj : fft.c cmath.h complex.h local.h msc/AL fft; window.obj : window.c cmath.h complex.h local.h msc/AL window; harmonl.obj : harmonl.c local.h cmath.h complex.h msc/AL harmonl; harmonl.exe : harmonl.obj fft.obj window.obj cmath.lib link harmonl fft window,,, cmath.lib; **ONTZ1.EXE Make File** cadd.obj : cadd.c complex.h msc/AL cadd; csub.obj : csub.c complex.h msc/AL csub; cmult.obj : cmult.c complex.h msc/AL cmult; cdiv.obj : cdiv.c complex.h msc/AL cdiv; cexpon.obj : cexpon.c complex.h msc/AL cexpon; cmplx.obj : cmplx.c complex.h msc/AL cmplx:

cneg.obj : cneg.c complex.h msc/AL cneg; cmag.obj : cmag.c complex.h msc/AL cmag; cmagsq.obj : cmagsq.c complex.h msc/AL cmaqsq; cmath.lib : cmagsq.obj cmag.obj cneg.obj cmplx.obj \ cexpon.obj cdiv.obj cmult.obj csub.obj \ cadd.obj lib cmath-+cadd; lib cmath-+csub; lib cmath-+cmult: lib cmath-+cdiv; lib cmath-+cexpon; lib cmath-+cmplx; lib cmath-+cneq; lib cmath-+cmag; lib cmath-+cmagsg; fft.obj : fft.c cmath.h complex.h local.h msc/AL fft; window.obj : window.c cmath.h complex.h local.h msc/AL window; qntzl.obj : qntzl.c local.h cmath.h complex.h msc/AL gntzl; qntzl.exe : qntzl.obj fft.obj window.obj cmath.h link qntzl fft window,,, cmath.lib;

. . . . ÷ SOURCE FILE: getfft.c ٠ \* FUNCTION: main program DESCRIPTION: This program receives the data for the fft and histogram tests for dynamic \* testing from the ppi in IBM PCXT. \* Various information is prompted from \* the user and all information is then \* stored in a user specified files in \* binary format for later processing. \* \* DOCUMENTATION \* FILES: None. \* \* ARGUMENTS : None. \* \* RETURN: Binary files containing all valid \* information. \* \* FUNCTIONS \* CALLED: None. \* \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 8-3-87 \* \* **REVISIONS:** 8-3-87 This program was created from + getfft.c and gethis.c. #include <stdio.h> #include <conio.h> #include "local.h" int configuration, num pts = NUM DFT POINTS; int intdata [NUM\_DFT\_POINTS]; char filename[STRING\_LEN], mode [MODE\_LEN], chip\_number[CHIP\_NO\_LEN], date[DATE\_LEN], lot\_number[LOT\_NO\_LEN];

float inp\_float;

```
double samp_freq,
      clock_freq,
      hist[RESOLUTION];
FILE *out file:
main()
 Ł
 register i, j;
 unsigned char data[NUM_DFT_POINTS];
                                        */
/* Set up ppi communications.
 outp(CONTROL, PPI_CONFIG);
/* Enter data information.
                                         */
/* Enter the date.
                                        */
 puts("Enter the date is this form - - ");
 puts("mm-dd-yy");
 scanf("%s",date);
 printf("The date is: %s\n\n\n", date);
/* Enter chip number.
                                        */
 puts("Enter the chip number of the hcll");
 scanf("%s", chip_number);
 printf("The chip number is : %s\n\n\n",
                          chip_number);
/* Enter lot number of HCll.
                                        */
 puts("Enter the lot number of the EC11");
 scanf("%s",lot_number);
 printf("The lot number is : %s\n\n\n",
                          lot_number);
/* Enter the clock frequency.
                                        */
 puts("Enter the clock frequency for the");
 puts(" test system in MHz.");
 scanf("%e",&inp_float);
 clock_freq = (double) inp_float;
 printf("The clock frequency is: %f\n\n\n",
                           clock_freq);
```

```
B-14
```

```
/* Enter the sampling frequency.
                                                 */
  puts("Enter the sampling frequency of the HCll");
  puts("in Hertz.");
  scanf("%e",&inp float);
  samp_freq = (double) inp_float;
  printf("The sampling freq. is: %f\n\n\n",
                                 samp freq);
  FOREVER
   £
/* Enter the mode of the HCll.
                                                 */
    puts("Enter the mode of the HCll.");
    puts("An example - - 00");
    scanf("%s",mode);
    printf("The mode is: %s\n\n\n".mode);
/* Take data.
                                                 */
    puts("Set up fft input sine wave and hit ");
    puts ("RETURN to start data accouisition. \n");
    getch();
/* Throw out 10 samples.
                                                 */
    for (i = 0; i < 10; i++)
     inp(PORTB);
/* Take valid data.
                                                 */
    for( i = -1; i++ < NUM DFT POINTS;)
     Ł
      while( ! (0x01 & (int)inp(PORTA) ))
      data[i] = inp(PORTB);
     3
    puts("Some data");
   for (i = 0; i < 20; i++)
     printf("%i\n",(int)data[i]);
   printf("\n\n\n");
```

/\* Enter output filename.

```
puts("Enter the fft output data filename.");
    puts("An example is: INRCOlF8.OUT");
    scanf("%s",filename);
    printf("The output filename is: %s\n\n\n",
                                  filename);
/* Convert data from character to integer.
                                             */
    for ( i = 0; i < NUM_DFT_POINTS; i++ )</pre>
    intdata[i] = (int)data[i];
/* Write out data and information to output
                                             */
/* file in binary format.
                                             */
   out file = fopen(filename. "w+b"):
   fwrite(date, sizeof(char), DATE_LEN, out_file);
   fwrite(chip_number, sizeof(char), CHIP_NO_LEN,
                                     out_file);
   fwrite(lot_number, sizeof(char),LOT_NO_LEN,
                                     out file);
   fwrite(mode, sizeof(char), MODE_LEN, out_file);
   fwrite((char *)&clock_freq,sizeof(double),1,
                                    out file);
   fwrite((char *)&samp_freq, sizeof(double),1,
                                    out_file);
   fwrite((char *)&num_pts,sizeof(int),1,
                                    out_file);
   fwrite((char *)intdata, sizeof(int),
                     NUM_DFT_POINTS.out file);
   fclose(out_file);
/* Take histogram data.
. .
   puts("Set up histogram input sine wave and hit");
   puts("RETURN to start data accquisition.\n\n\n");
   getch();
```

\*/

```
/* Zero out histogram array
                                                  */
    for(i = 0; i < RESOLUTION; i++)
      hist[i] = 0.0;
/* Throw out 10 samples.
                                                  */
    for (i = 0; i < 10; i++)
     inp(PORTB);
/* Take valid data.
                                                  */
    for( j = 0; j < ( NUM_HIS_POINTS / LOOP_SIZE );</pre>
                                               i++ )
     £
      printf(" %i",j);
      for( i = -1; i++ < LOOP_SIZE;)
       Ł
        while( ! (0x0l & (int) inp(PORTA) ))
        data[i] = inp(PORTB);
       1
      for(i = 0; i < LOOP_SIZE; i++)
       Ł
        hist[(int)data[i]] = hist[(int)data[i]] + 1;
       ł
     Ł
    puts("Some data");
    for (i = 0; i < RESOLUTION; i++)
     printf("%i %f\n",i,hist[i]);
/* Enter output filename.
                                                  */
    puts("Enter the histogram output data filename.");
    puts("An example is: hnrc01f8.out");
    scanf("%s",filename);
    printf("The output filename is: %s\n\n\n",filename);
/* Write out data and information to output
                                                  */
*/
/* file in binary format.
    out_file = fopen(filename, "w+b");
    fwrite(date, sizeof(char), DATE_LEN, out_file);
    fwrite(chip_number, sizeof(char), CHIP_NO_LEN,
                                      out_file);
```

```
B-17
```

}

/\*\*\*\*\*\*\*\*\*\* \* \* SOURCE FILE: dyhis.c \* \* FUNCTION: main() ٠ \* DESCRIPTION: This program reads in the data and information taken in a dynamic histogram \* test of the hcll ADC. The data \* manipulated with methods described by \* Doerfler. \* \* DOCUMENTATION \* FILES: None. \* \* ARG UMENTS : None. \* RETURN: ascii file containing data and \* information \* \* FUNCTIONS \* CALLED: none. \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 6-30-87 ÷ \* REVISIONS: None. - - -#include <stdio.h> #include <conio.h> #include <math.h> #include "local.h" char in\_filename[STRING\_LEN], out\_filename[STRING\_LEN], mode [MODE\_LEN], chip\_number[CHIP\_NO\_LEN], date[DATE\_LEN], lot number [LOT NO LEN]; double samp\_freq, fund\_freq, clock\_freq, max\_maq;

```
double hist [RESOLUTION],
        voltage [RESOLUTION] .
        diff[RESOLUTION].
        cum his.
        1sb:
int num_pts;
FILE *in file,
     *out_file;
main()
 Ł
  register i:
  puts("\n\nEnter the input filename.");
  scanf("%s", in filename);
/* Open file to read in data, stop program if
                                                   */
/* file cannot be opened.
                                                   *7
  if(( in_file = fopen(in_filename, "r+b")) == NULL )
    printf("\n\n %s could not be opened or doesn't",
             exist.\n\n", in_filename);
    exit(1);
   3
/* Read in data and information.
                                                   */
  fread(date, sizeof(char), DATE LEN, in file);
printf("date = %s\n\n",date);
  fread(chip_number, sizeof(char), CHIP_NO_LEN,
                                        in_file);
printf("The chip number is %s\n\n", chip_number);
  fread(lot_number, sizeof(char),LOT_NO_LEN, in_file);
printf("The lot number is %s\n\n", lot_number);
  fread(mode, sizeof(char), MODE_LEN, in_file);
printf("The mode is %s\n\n",mode);
  fread((char *)&clock_freq,sizeof(double),l,in_file);
printf("clock_freq is %f\n\n", clock_freq);
  fread((char *)&samp_freq,sizeof(double),1,in_file);
printf("samp_freq = %f\n\n", samp_freq);
  fread((char *)&num_pts,sizeof(int),l,in_file);
printf("num_pts = %i\n\n",num_pts);
```

```
fread((char *)hist,sizeof(double),num_pts,in_file);
/* For this algorithm the amplitude of the input
                                                   */
/* waveform is normalized to fall between -1 and
                                                    */
/* 1 volts.
  lsb = 2.0 / pow( (double)2,(double) NUM_BITS);
  cum his = hist[0];
  voltage[0] = -cos(PI * cum_his / NUM HIS POINTS);
  for ( i = 1; i < RESOLUTION; i++ )</pre>
   Ł
    cum_his = cum_his + hist[i];
    voltage[i] = -cos( PI * cum his
                           / NUM_HIS_POINTS );
   diff[i-1] = ( voltage[i] - voltage[i-1] )
                             / 1sb - 1;
   Ł
/* Write information and data to output file. */
  printf("\n\nThe input filename was: %s\n\n",
                                      in filename);
 puts(*\n\n\nEnter the filename for the *);
 puts("histogram data.");
 puts("\nAn example - - a:hnr01f8. \n\n");
 scanf("%s",out filename);
 out_file = fopen(out_filename, "w");
  fprintf(out_file, "%s %iHz %s %s\n",
              out_filename,(int)(samp_freq),
                         chip number, lot number);
 for ( i = 0; i < RESOLUTION; i++ )
    fprintf(out_file, "%i %f \n", i, hist[i]);
 fclose(in_file);
 fclose(out_file);
 puts("\n\n\nEnter the filename for the ");
 puts("output data.");
 puts("\nAn example - - a:dnr01f8. \n\n");
 scanf("%s",out_filename);
 out_file = fopen(out_filename, "w");
 fprintf(out_file,"%s %iHz %s %s\n",
             out_filename,(int)(samp_freq),
                         chip_number,lot_number);
```

```
for ( i = 0; i < RESOLUTION; i++ )
    fprintf(out_file,"%i %f \n",i,diff[i]);
fclose(in_file);
fclose(out_file);
exit(0);
}</pre>
```

\* SOURCE FILE: dvfft.c FUNCTION: main() DESCRIPTION: This program reads in the data and information taken in a dynamic test of the hcll ADC. The data is first normalized to a range between 0 and 1, windowed with a Von Honn window, taken \* through a fast fourier transform, and then the log magnitude is taken. This final result is then placed into an \* output file to be plotted. \* \* DOCUMENTATION \* FILES: None. \* \* ARGUMENTS : None. \* \* RETURN: ascii file containing data and \* information \* \* FUNCTIONS \* CALLED: normalize\_data(); \* window data(); \* fft(); \* \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 6-9-87 \* × REVISIONS: None. #include <stdio.h> #include <conio.h> #include <math.h> #include "cmath.h" #include "complex.h" #include "local.h" DCOMPLEX input\_data[NUM\_DFT\_POINTS], trans\_data[NUM\_DFT\_POINTS], z[NUM\_DFT\_POINTS]; /\* COMPLEX work array \*/ int data[NUM\_DFT\_POINTS];

```
char in filename [STRING LEN],
     out filename [STRING LEN],
     mode [MODE_LEN];
     chip number [CHIP NO LEN].
     date [DATE_LEN],
     lot_number[LOT_NO_LEN];
double freqs[NUM_DFT_POINTS];
double samp_freq,
       fund freq,
       clock_freq,
       max_maq;
int num_pts,
    act_len;
FILE *in_file,
     *out_file;
main()
 £
  register i;
  puts("\n\nEnter the input filename.");
  scanf("%s", in_filename);
/* Open file to read in data, stop program if
                                                   */
/* file cannot be opened.
  if(( in_file = fopen(in_filename, "r+b")) == NULL )
   £
    printf("%s could not be opened or doesn't",
            exist.\n\n", in_filename);
    exit(1);
   ł
/* Read in data and information.
                                                   */
  fread(date, sizeof(char), DATE_LEN, in_file);
printf("date = %s\n\n", date);
  fread(chip_number, sizeof(char), CHIP_NO_LEN,
                                        in_file);
printf("The chip number is %s\n\n", chip_number);
  fread(lot_number, sizeof(char),LOT_NO_LEN, in_file);
printf("The lot number is %s\n\n", lot_number);
  fread(mode, sizeof(char), MODE_LEN, in_file);
printf("The mode is %s\n\n", mode);
```

```
fread((char *)&clock_freq,sizeof(double),l,in_file);
printf("clock_freq is %f\n\n", clock_freq);
  fread((char *)&samp_freq,sizeof(double),l,in_file);
printf("samp_freg = %f\n\n", samp_freg);
  fread((char *)&num_pts,sizeof(int),l,in_file);
printf("num_pts = %i\n\n",num_pts);
  fread((char *)data, sizeof(int), num_pts, in_file);
puts("some data");
for( i = 0; i < 20; i++)
 printf("%i\n",data[i]);
/* Transform data from integer to
                                                  */
/* complex array.
                                                  */
  for (i = 0; i < num_pts; i++)
   input_data[i] = cmplx((double)data[i],0.0);
/* Normalize data between to an lsb.
                                                  */
puts("Normalizing data.");
  normalize_data( input_data, trans_data, num_pts );
/* Window the input data.
                                                  */
puts("Windowing data");
  window_data ( trans_data, num_pts );
                                                 */
/* Perform fast fourier transform.
puts("Performing fft");
  act_len = fft( trans_data, trans_data,
                 num_pts, DFT_N);
/* Find the log magnitude of frequency data.
                                                 */
puts("Finding magnitude of data.");
 max_maq = 0.0;
/* Take out dc offset.
                                                 */
  trans_data[0].re = le-4;
  trans_data[1].re = le-4;
  trans_data[2].re = le-4;
  trans_data[0].im = 0.0;
  trans_data[1].im = 0.0;
  trans_data[2].im = 0.0;
  for ( i = 3; i < act_{len} / 2; i++ )
```

```
B-25
```

```
ł
    trans_data[i].re = cmag( trans_data[i]);
    trans_data[i].im = 0.0;
    if ( trans_data[i].re < le-5 )
      trans_data[i].re = le-5;
    if ( trans_data[i].re > max_mag )
      max_mag = trans_data[i].re;
      printf("max_mag = %f at pt. %i\n",max_mag,i);
   }
/* Convert results to dBs and produce
                                                  */
*/
/* frequency arrary.
  fund_freq = samp_freq / act_len;
puts("Finding dBs.");
  for (i = 0; i < act_len / 2; i++)
   Ł
    trans_data[i].re = 20.0
               * logl0(trans_data[i].re / max_mag);
   freqs[i] = (double)i * fund_freq;
   3
/* Write information and data to output file. */
  printf("\n\nThe input filename was: %s\n\n",
                                      in_filename);
 puts("\n\n\nEnter the filename for the ");
 puts("output data.");
 puts("\nAn example - - a:data.out \n\n");
 scanf("%s",out_filename);
 out_file = fopen(out_filename, "w");
 fprintf(out_file, "%s %iHz %s %s\n",
              out_filename, (int) (samp_freq),
                         chip_number, lot_number);
 for ( i = 0; i < act_len / 2; i++ )
   fprintf(out_file, "%f %f %i\n", freqs[i],
                             trans_data[i].re,i);
 fclose(in_file);
 fclose(out_file);
 exit(0);
 }
```

```
٠
 *
   SOURCE FILE:
                 normal.c
 ٠
 *
   FUNCTION:
                 VOID normalize data(x, y, num pts)
 *
 *
   DESCRIPTION:
                 This function normalizes data from an
 *
                 ADC to the range between 0 and 1.
 *
 *
   DOCUMENTATION
 *
   FILES:
                 None.
 *
 *
   ARGUMENTS:
                 x - DCOMPLEX * - pointer to complex array
 *
 *
                 v - DCOMPLEX * - pointer to complex array
 *
 *
                 num_pts - int - number of points in
 *
                               the arrays
 *
 *
   RETURN:
                 None.
 *
 *
   FUNCTIONS
*
   CALLED:
                 None.
 *
 *
   AUTHOR:
                 Jeffrey C. Daniels
 *
*
   DATE CREATED: 6-9-87
٠
×
   REVISIONS:
                 None.
#include <math.h>
#include "complex.h"
#include "local.h"
VOID normalize_data(x,y,num_pts)
DCOMPLEX *x.
         *v;
int num_pts;
 register i;
 double 1sb;
 lsb = (VHIGH - VLOW) / pow( (double)2, (double)NUM_BITS);
 for (i = 0; i < num pts; i++)
   v[i].re = x[i].re * lsb;
   y[i].im = 0.0;
 return;
Ł
```
```
/***
    ***********
 *
    SOURCE FILE: window.c
 *
   FUNCTION:
                 VOID window_data( x, num_pts )
   DESCRIPTION:
                 This function windows data in the array
                 x with a Von Hann window.
   DOCUMENTATION
 *
   FILES:
                 None.
   ARGUMENTS:
                 x - DCOMPLEX * - pointer to complex array
                 num_pts - int - number of points in the
 ÷
                                window
 *
   RETURN:
                 None.
 *
   FUNCTIONS
 *
   CALLED:
                 None.
 *
   AUTHOR:
                 Jeffrey C. Daniels
 *
   DATE CREATED: 6-9-87
 *
   REVISIONS:
                 None.
#include <math.h>
#include "cmath.h"
#include "complex.h"
#include "local.h"
extern DCOMPLEX z [NUM_DFT_POINTS];
VOID window_data( x, num_pts )
DCOMPLEX *x;
int num_pts;
 £
 register i;
 double multiplier;
/* Create a Von Hann window.
                                            */
 for( i = 0; i < num_pts; i++ )</pre>
  ł
   multiplier = 0.5 \times (1.0 -
                  cos(2.0 * PI * i / num_pts ));
   z[i].re = multiplier;
```

```
B-28
```

```
z[i].im = multiplier;
}
/* Now multiply data by the window.
for ( i = 0; i < num_pts; i++ )
x[i] = cmult(x[i],z[i]);
return;
}</pre>
```

\*/

٠

. . . . . . . . . . . . . \* SOURCE FILE: fft.c + FUNCTION: int fft(x,y,n,inverse) DCOMPLEX \*x. \*v; \* int n, inverse; × × DESCRIPTION: This function performs the decimation in frequency fast fourier transform. \* \* DOCUMENTATION \* FILES: None. ARGUMENTS: x - - pointer to DCOMPLEX input array - - pointer to DCOMPLEX output array Y. - - the desired length of the DFT + n ( or inverse DFT ) to be performed. \* inverse - - a flag to indicate whether a forward DFT or an inverse DFT is to be performed equal to: DFT : forward DFT ( with multiplier of 1 ) DFT N : forward DFT ( with multiplier of 1/n ) IDFT : inverse DFT ( with multiplier of 1 ) IDFT\_N : inverse IDFT ( with \* multiplier of 1/n ) RETURN: actual length of the DFT ( IDFT ) performed If the desired length, n, is an integer power of 2, then the actual length is equal to n. Otherwise, the actual length is the largest integer power of 2 which is \* less than n. \* \* FUNCTIONS \* CALLED: DCOMPLEX cexpon(); \* \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 6-3-87 \* \* **REVISIONS:** None. 

B-30

```
#include <math.h>
#include "cmath.h"
#include "complex.h"
#include "local.h"
extern DCOMPLEX z[NUM_DFT_POINTS];
int fft(x,y,n,inverse)
 DCOMPLEX *x,
          *y;
 int n, inverse;
 £
  int dft_length, i, iter_num,
      j,k,l,length,
      m, num_blocks,
      offset, sign;
  double mult_fac, theta;
  DCOMPLEX tempc;
/* Find actual length of the DFT of IDFT to be performed. */
  length = 2;
  while ( length < n )
   length = length * 2;
  if ( length 1= n )
   length = length / 2;
/* Determine whether DFT or IDFT and also the
                                                            */
*/
/* multiplication factor.
  switch ( inverse )
   £
    case DFT_N:
                 sign = 1;
                 mult_fac = 1.0 / (double)length;
                 break;
    case IDFT:
                 sign = -1;
                 mult fac = 1.0;
                 break;
    case DFT:
                 sign = 1;
                 mult_fac = 1.0;
                 break;
    default:
                 sign = -1;
                 mult_fac = 1.0 / (double)length;
   }
```

```
B-31
```

```
/* Copy input array into output array if the pointers
                                                             */
*/
/* are not to the same array.
  if(x != y)
   for (i = 0; i < length ; i++)
    y[i] = x[i];
/* Initialize variables
                                                             */
  offset = 0;
  iter_num = 0;
  dft_length = length;
/* Now perform the DFT or IDFT
                                                             */
  while ( length \geq 2 )
   £
    num_blocks = (int)pow( (double)2.0, (double)iter num );
    iter_num = iter_num + 1;
    length = length / 2;
    offset = 0;
    for ( i =1; i <= num_blocks; i++ )</pre>
     Ł
      for (j = 0; j < length; j++)
       £
        m = j + offset;
        z[m] = cadd( y[m], y[m+length] );
        z[m + length] = cmult( csub( y[m], y[m + length] ),
                                cexpon( -(double)sign * PI
                                         * (double)j
                                         / (double)length ));
       }
      offset = length * 2 + offset;
     Ł
    for (i = 0; i < dft_length; i++)
     y[i] = z[i];
   ł
/* Now unscramble the DFT ( or IDFT ) coefficients
                                                            */
  i = 0;
  for ( i = 0; i \leq dft_length - 2; i++ )
   Ł
    if ( i < j )
     Ł
      tempc = y[j];
      y[j] = y[i];
      y[i] = tempc;
    k = dft_length / 2 ;
```

```
B-32
```

```
while ( k <= j )
{
    j = j - k;
    k = k / 2;
    }
    j = j + k;
}
/* Now multiply by the multiplication factor
for ( i = 0; i <= dft_length - 1; i++ )
y[i] = cmult( y[i], cmplx(mult_fac,0.0) );
return(dft_length);
}</pre>
```

\*/

```
*
                            *
   SOURCE FILE: cadd.c
 ٠
 •
  FUNCTION:
               DCOMPLEX cadd(x, y)
 *
                 DCOMPLEX x,y;
 ÷
 *
  DESCRIPTION:
               This function performs the addition of
               the two DCOMPLEX numbers x and y.
 *
 *
  DOCUMENTATION
 *
   FILES:
               None.
 *
 *
  ARGUMENTS:
              x - DCOMPLEX number
 *
               y - DCOMPLEX number
 *
 *
  RETURN:
               result of the DCOMPLEX addition
 *
               of x and y
 *
 *
  FUNCTIONS
 ×
  CALLED:
               None.
 *
*
  AUTHOR:
            Jeffrey C. Daniels
*
*
  DATE CREATED: 6-2-87
*
*
  REVISIONS:
              None.
#include "complex.h"
DCOMPLEX cadd(x,y)
DCOMPLEX X, Y;
Ł
 DCOMPLEX z;
 z.re = x.re + y.re;
 z.im = x.im + y.im;
 return(z);
ł
```

```
*
 *
   SOURCE FILE: csub.c
 *
 *
  FUNCTION:
               DCOMPLEX csub(x, y)
 ٠
                 DCOMPLEX x,y;
 *
 ×
  DESCRIPTION:
                This function performs the substraction
                of the two DCOMPLEX numbers x and y.
 ٠
 *
  DOCUMENTATION
 *
   FILES:
               None.
 *
  ARGUMENTS:
               x - DCOMPLEX number
 ٠
                y - DCOMPLEX number
 ٠
 *
  RETURN:
                result of the DCOMPLEX subtraction of
 ÷
                x and y
 *
  FUNCTIONS
 *
  CALLED:
               None.
 * AUTHOR:
               Jeffrey C. Daniels
 *
 *
  DATE CREATED: 6-2-87
 ٠
 * REVISIONS:
               None.
#include "complex.h"
DCOMPLEX csub(x,v)
DCOMPLEX x, y;
 1
 DCOMPLEX z;
 z.re = x.re - y.re;
 z.im = x.im - y.im;
 return(z);
 ł
```

```
. . . .
                      . .
 *
    SOURCE FILE: cdiv.c
 *
   FUNCTION:
                 DCOMPLEX cdiv(x,y)
 ×
                   DCOMPLEX X, Y;
 *
 *
                 This function performs the division of
   DESCRIPTION:
 ٠
                 the two DCOMPLEX numbers x and y.
 *
 ×
   DOCUMENTATION
 *
   FILES:
                 None.
 *
 *
                x - DCOMPLEX number
   ARGUMENTS:
 *
                 y - DCOMPLEX number
 *
 *
   RETURN:
                 result of the DCOMPLEX division of
 *
                 x and y
 *
 *
   FUNCTIONS
 ×
   CALLED:
                 None.
 *
 *
   AUTHOR:
                Jeffrey C. Daniels
 *
 *
   DATE CREATED: 6-2-87
 ٠
*
   REVISIONS:
                 None.
#include "complex.h"
DCOMPLEX cdiv(x,y)
DCOMPLEX x, y;
 Ł
 DCOMPLEX z;
 z.re = (x.re * y.re + x.im * y.im)
 / (y.re * y.re + y.im * y.im );
z.im = (x.im * y.re - x.re * y.im)
          / ( y.re * y.re + y.im * y.im );
 return(z);
ł
```

```
*
 *
   SOURCE FILE: cexpon.c
 ٠
 *
                DCOMPLEX cexpon(theta)
   FUNCTION:
 *
                  double theta;
 *
 *
   DESCRIPTION:
                This function performs the operation of
 *
                exp(j * theta).
 *
 *
  DOCUMENTATION
 *
   FILES:
                None.
 *
 *
  ARGUMENTS:
               theta - double
 *
 *
  RETURN:
                the DCOMPLEX number exp( j * theta)
 *
 *
  FUNCTIONS
 *
   CALLED:
                None.
 *
 *
                Jeffrey C. Daniels
  AUTHOR:
 *
 * DATE CREATED: 6-2-87
*
*
  REVISIONS:
               None.
 ÷
**********
#include <math.h>
#include "complex.h"
DCOMPLEX cexpon(theta)
double theta;
 £
 DCOMPLEX z;
 z.re = cos(theta);
 z.im = sin(theta);
 return(z);
 3
```

```
×
 ×
   SOURCE FILE: cmplx.c
 ×
 *
   FUNCTION:
               DCOMPLEX cmplx(x,y)
 ٠
               `double x,y;
 ٠
 *
  DESCRIPTION:
               This function makes a DCOMPLEX number
 *
               from the two double numbers x and y.
 ÷
 ×
  DOCUMENTATION
 *
   FILES:
               None.
 ÷
 *
               x - double number
  ARGUMENTS:
 ×
               y - double number
 *
 *
  RETURN:
               the DCOMPLEX number x + jy
 ÷
 * FUNCTIONS
 *
  CALLED:
               None.
 ÷
 ÷.
  AUTHOR:
               Jeffrey C. Daniels
 ×
 *
  DATE CREATED: 6-2-87
 * REVISIONS:
              None.
#include "complex.h"
DCOMPLEX cmplx(x,y)
double x,y;
 {
 DCOMPLEX z;
 z.re = x;
 z.im = y;
 return(z);
ł
```

```
*
                                             . .
*
   SOURCE FILE: cneq.c
 *
 *
              DCOMPLEX cneg(x)
  FUNCTION:
 *
                 DCOMPLEX X;
 *
 *
               This function performs the negation of
  DESCRIPTION:
 *
               the DCOMPLEX number x.
 *
 *
  DOCUMENTATION
 *
   FILES:
              None.
 *
 *
  ARGUMENTS: x - DCOMPLEX number
 *
 * RETURN:
              result of the negation of x
*
*
  FUNCTIONS
*
  CALLED:
               None.
 *
* AUTHOR:
            Jeffrey C. Daniels
 *
* DATE CREATED: 6-2-87
*
*
  REVISIONS: None.
 ÷
#include "complex.h"
DCOMPLEX cneq(x)
DCOMPLEX x;
 ł
 DCOMPLEX z;
 z.re = - x.re;
 z.im = -x.im;
 return(z);
 ł
```

```
/********
*
   SOURCE FILE:
              cmaq.c
*
   FUNCTION:
               double cmaq(x)
*
                 DCOMPLEX x;
÷
*
   DESCRIPTION:
               This function finds the magnitude of the
٠
               DCOMPLEX number x.
*
*
   DOCUMENTATION
*
   FILES:
               None.
٠
*
  ARG UMENTS :
               x - DCOMPLEX number
*
               double - the magnitude of x
   RETURN:
*
*
  FUNCTIONS
*
   CALLED:
               None.
4
*
              Jeffrey C. Daniels
  AUTHOR:
*
  DATE CREATED: 6-2-87
÷
×
   REVISIONS: None.
#include <math.h>
#include "complex.h"
double cmag(x)
DCOMPLEX x;
Ł
 double z;
 z = sqrt(x.re * x.re + x.im * x.im);
 return(z);
3
```

```
٠

    01.0100

*
   SOURCE FILE: cmagsq.c
*
 *
   FUNCTION:
                double cmagsq(x)
 *
                 DCOMPLEX x;
 *
 *
                This function finds the magnitude squared
   DESCRIPTION:
 *
                of the DCOMPLEX number x.
 *
 *
   DOCUMENTATION
*
   FILES:
               None.
 *
 ×
  ARGUMENTS: x - DCOMPLEX number
 *
*
  RETURN:
                double - the magnitude squared of x
 *
*
  FUNCTIONS
 *
                None.
   CALLED:
 *
*
             Jeffrey C. Daniels
  AUTHOR:
 *
*
  DATE CREATED: 6-2-87
×
*
  REVISIONS: None.
#include "complex.h"
double cmagsq(x)
DCOMPLEX x;
 ł
 double z;
 z = x \cdot re + x \cdot re + x \cdot im + x \cdot im;
 return(z);
 ł
```

```
*
               cmult.c
   SOURCE FILE:
 ٠
 ×
   FUNCTION:
                DCOMPLEX cmult(x,y)
 *
                  DCOMPLEX X, Y;
   DESCRIPTION:
                This function performs the multiplication
                of the two DCOMPLEX numbers x and y.
 ×
 *
   DOCUMENTATION
 *
   FILES:
                None.
 *
 *
   ARGUMENTS:
                x - DCOMPLEX number
 *
                y - DCOMPLEX number
 *
 *
   RETURN:
                result of the DCOMPLEX multiplication of
 *
                x and y
 *
 *
   FUNCTIONS
 *
   CALLED :
                None.
 *
 *
  AUTHOR:
                Jeffrey C. Daniels
 *
 *
   DATE CREATED: 6-2-87
 *
*
   REVISIONS:
                None.
#include "complex.h"
DCOMPLEX cmult(x,y)
DCOMPLEX X,V;
 Ł
 DCOMPLEX z;
 z.re = x.re * y.re - x.im * y.im;
 z.im = x.im * y.re + x.re * y.im;
 return(z);
```

ł

```
•
                                                . .
 *
   SOURCE FILE: harmonl.c
 ٠
 *
   FUNCTION:
              main()
 *
   DESCRIPTION:
                 This program is used to find the
                 location of harmonics in the DFT window.
 *
 *
   DOCUMENTATION
 *
   FILES:
                 None.
 *
   ARGUMENTS:
                 None.
 *
 ×
   RETURN:
                 ascii file containing 20 * log10 of the
 ×
                 frequency data.
 *
 ×
   FUNCTIONS
 ×
   CALLED:
                 fft(x,y,n,inverse)
 *
                  DCOMPLEX *x, *y;
 ×
                  int n, inverse
 ×
 *
   AUTHOR:
                 Jeffrev C. Daniels
 *
 *
   DATE CREATED: 6-15-87
 *
   REVISIONS:
                 6-23-87
                          Threw out Doerfler's algorithm
                          and used my own.
#include <stdio.h>
#include <conio.h>
#include <math.h>
#include "cmath.h"
#include "complex.h"
#include "local.h"
DCOMPLEX x [NUM_DFT_POINTS];
DCOMPLEX y [NUM_DFT_POINTS];
DCOMPLEX z[NUM_DFT_POINTS];
double freqs[NUM_DFT_POINTS];
main()
 £
 char out_filename[STRING_LEN + 1];
int inverse=DFT_N;
 int n;
 int act len;
 int i, j;
```

```
float inp_float;
  double ampli,
         delta,
         frequency,
         fund_freq,
         max_mag,
         samp_freq,
         W;
  FILE *out file;
  puts("Enter the frequency of sine wave desired.");
  scanf("%f",&inp_float);
  frequency = (double) inp_float;
  printf("frequency = %f\n\n", frequency);
  puts("Enter the sampling frequency.");
  scanf("%f",&inp_float);
  samp_freq = (double)inp_float;
  printf("samp_freq = %f\n\n", samp_freq);
  puts("Enter the number of points desired.");
  scanf("%i",&n);
  printf(" n = i(n,n);
  w = TWOPI * frequency / samp_freq;
  for (j = 1; j < 10; j++)
    printf("%i ",j);
    ampli = pow( (double)10.0, (double)(1-j) );
    for (i = 0; i < n; i++)
     Ł
      x[i].re = x[i].re + ampli
                        * sin( j * w * i );
      x[i].im = 0.0;
     ł
   ł
                                                 */
/* Window data.
  puts(" ");
  puts("Windowing data.");
  window_data(y,act_len);
/* Perform Fast Fourier Transform.
                                                 */
  puts("Performing FFT");
  act_len = fft(x,y,n,inverse);
```

```
B-44
```

```
printf("Actual length = %i\n", act_len);
  puts("Finding magnitude");
  max_maq = 0.0;
/* Find the magnitude of frequency data. */
  for (i = 0; i < act_len; i++)
   {
   y[i].re = cmaq(y[i]);
    if( y[i].re < le-300 )
      y[i].re = 1e-15;
    if ( v[i].re >= max_maq )
    max_mag = y[i].re;
   y[i].im = 0.0;
                                                 */
/* Convert results to dBs.
  puts("Finding dBs.\n");
  fund_freq = samp_freq / act_len;
  for (i = 0; i < act_len; i++)
   £
    y[i].re = 20.0 * loql0(y[i].re / max_maq);
   freqs[i] = fund_freq * i;
   3
/* Write out information to a data file.
                                                */
  puts("Enter the output data filename.");
  scanf("%s",out_filename);
  out_file = fopen(out_filename, "w");
  fprintf(out_file,"%s %iHz \n",out_filename,
                                (int)samp_freq);
  for( i = 0; i < act_len/2; i++ )</pre>
   fprintf(out_file, "%f %f\n", freqs[i], y[i].re);
  fclose(out_file);
 exit(0);
 ł
```

```
*
   SOURCE FILE: gntzl.c
 *
 *
   FUNCTION:
               main()
 ÷
*
                This program is used to find the spectrum
   DESCRIPTION:
 *
                of an ideal ADC.
 *
 *
   DOCUMENTATION
 *
   FILES:
                None.
 *
 *
   ARGUMENTS:
                None.
 *
 *
  RETURN:
                ascii file containing 20 * log10 of the
 ÷
                frequency data.
 *
 *
  FUNCTIONS
 *
   CALLED:
                fft(x,y,n,inverse)
 *
                 DCOMPLEX *x, *v;
 *
                 int n, inverse
 *
                window (x,n)
 *
                 DCOMPLEX *x;
 *
                 int n:
 *
 *
   AUTHOR:
                Jeffrey C. Daniels
 *
 *
   DATE CREATED: 7-15-87
 *
   REVISIONS:
              Created from datgen.c.
*****
#include <stdio.h>
#include <conio.h>
#include <math.h>
#include "cmath.h"
#include "complex.h"
#include "local.h"
DCOMPLEX x [NUM_DFT_POINTS],
       y[NUM_DFT_POINTS],
       z[NUM_DFT_POINTS];
```

double freqs[NUM\_DFT\_POINTS];

```
main()
 Ł
  char out_filename[STRING_LEN + 1];
  int inverse=DFT_N;
  int n;
  int act len;
  int i, num_bits;
  float inp_float;
 double ampli,
         frequency,
         fund_freq,
         lsb,
         max_mag,
         samp_freq,
         vhigh, vlow,
         W7
 FILE *out_file;
 puts(" ");
 puts("Enter the number of bits of the ADC");
  scanf("%i",&num_bits);
 printf("Number of bits = %i\n\n", num_bits);
 puts("Enter the high reference voltage");
 scanf("%f",&inp_float);
 vhigh = (double)inp_float;
 printf("High reference voltage = %f\n\n", vhigh);
 puts("Enter the low reference voltage");
 scanf("%f",&inp_float);
 vlow = (double) inp_float;
 printf("Low reference voltage = %f\n\n",vlow);
 puts ("Enter the frequency of sine wave desired.");
 scanf("%f",&inp_float);
 frequency = (double) inp_float;
 printf("frequency = %f\n\n", frequency);
 puts("Enter the sampling frequency.");
 scanf("%f",&inp_float);
 samp_freq = (double)inp_float;
 printf("samp_freq = %f\n\n", samp_freq);
 puts("Enter the number of points desired.");
 scanf("%i",&n);
 printf(" n = i(n,n);
 ampli = (vhigh - vlow) / 2.0;
 w = TWOPI * frequency / samp_freq;
```

```
lsb = (vhigh - vlow)
            / pow( (double)2.0,(double)num_bits);
  for (i = 0; i < n; i++)
    x[i].re = ampli * sin( w * i );
    x[i].im = 0.0;
   1
/* Quantize data to NUM_BITS.
                                                 */
  puts("Quantizing data");
  for ( i = 0; i < n; i++ )
    y[i].re = lsb * floor(x[i].re / lsb);
/* Window data.
                                                 */
  puts("Windowing data");
  window_data ( y,n );
/* Perform Fast Fourier Transform.
                                                 */
  puts("Performing FFT");
  act_len = fft(y,y,n,inverse);
  printf("Actual length = %i\n",act_len);
  puts("Finding magnitude");
 max_mag = 0.0;
/* Find the magnitude of frequency data. */
  for ( i = 0; i < act_len / 2; i++ )
   {
    y[i].re = cmag(y[i]);
    if( y[i].re < le-7 )
     y[i].re = 1e-7;
    if ( y[i].re > max_mag )
    max_mag = y[i].re;
   y[i].im = 0.0;
/* Convert results to dBs.
                                                 */
  puts("Finding dBs.\n");
  fund_freq = samp_freq / act_len;
```

```
for (i = 0; i < act_len / 2; i++)
   £
    y[i].re = 20.0 * log10(y[i].re / max_mag);
   freqs[i] = fund_freq * i;
   3
/* Write out information to a data file.
                                                    */
  puts("Enter the output data filename.");
  scanf("%s", out_filename);
  out_file = fopen(out_filename, "w");
  fprintf(out_file,"%s %iHz %i bits\n",
          out_filename,(int)samp_freq,num_bits);
  for( i = 0; i < act_len / 2; i++ )
fprintf(out_file,"%f %f %i\n",</pre>
                          freqs[i],y[i].re,i);
  fclose(out_file);
  exit(0);
 3
```

. . . . \* SOURCE FILE: local.h \* \* include file FUNCTION: \* This file is an include file containing DESCRIPTION: \* various definitions used in many \* functions. \* \* DOCUMENTATION \* FILES: None. \* \* ARG UMENTS : None. \* \* RETURN: None. \* \* FUNCTIONS \* CALLED: None. \* \* AUTHOR: Jeffrey C. Daniels \* \* DATE CREATED: 6-3-87 \* \* REVISIONS: None. #ifndef \_local #define \_local #define FALSE 0 #define TRUE 1 #define NO 0 #define YES 1 #define VOID void #define FOREVER for(;;) #define PI 3.141592653589793 #define TWOPI 6.283185307179586 #define RADDEG 0.017453292519943 #define DEGRAD 57.29577951308232 #define DFT 0 /\* Forward DFT with multiplier of 1.0 \*/
#define DFT\_N 1 /\* Forward DFT with multiplier of 1.0/N \*/ #define IDFT 2 /\* Inverse DFT with multiplier of 1.0 \*/ #define IDFT\_N 3 /\* Inverse DFT with multiplier of 1.0/N \*/ #define NUM\_DFT\_POINTS 4096 #define NUM\_HIS\_POINTS 327680

#define LOOP\_SIZE 4096 #define STRING\_LEN 80 #define CHIP\_NO\_LEN 20 #define DATE\_LEN 8 2 #define MODE LEN #define LOT\_NO\_LEN 3 /\* Ports on IBM PCXT Metrabyte \*/ #define PORTA 0x380 /\* Board \*'/ #define PORTB 0x381 #define PORTC 0x382 #define CONTROL 0x383 #define PPI CONFIG 0xb6 5 #define VHIGH #define VLOW 0 #define NUM\_BITS 8 #define RESOLUTION 256 /\* Funtion definitions. \*/ VOID window\_data(); VOID normalize\_data(); int fft(); #endif

```
*
    SOURCE FILE: cmath.h
  *
  ×
                 include file
    FUNCTION:
  *
  *
                 This file is an include file containing
    DESCRIPTION:
  *
                 the definitions for the functions
  ×
                 involving COMPLEX numbers.
  *
  *
    DOCUMENTATION
  *
                 None.
    FILES:
  *
  *
   ARGUMENTS:
                 None.
  *
  *
   RETURN:
                 None.
  *
  * *
   FUNCTIONS
    CALLED:
                 None.
  *
  *
   AUTHOR:
                 Jeffrey C. Daniels
  *
  ×
   DATE CREATED: 6-2-87
  *
  *
    REVISIONS:
                 None.
 #ifndef _cmath
 #define _cmath
#include "complex.h"
DCOMPLEX cadd();
 DCOMPLEX csub();
 DCOMPLEX cmult();
DCOMPLEX cdiv();
 DCOMPLEX cmplx();
 DCOMPLEX cexpon();
 DCOMPLEX cneq();
 double cmaq();
 double cmagsg();
 double cphase();
 double cphased();
```

```
#endif
```

```
*
   SOURCE FILE:
               complex.h
*
 *
   FUNCTION:
               include file
 *
               This file is an include file containing
   DESCRIPTION:
 ÷
               the definitions for the DCOMPLEX data
 *
               structure. A DCOMPLEX number is just
*
               a double precision complex.
 *
*
   DOCUMENTATION
*
   FILES:
               None.
*
  ARGUMENTS:
               None.
*
×
  RETURN:
               None.
 *
*
  FUNCTIONS
  CALLED:
               None.
*
  AUTHOR:
               Jeffrey C. Daniels
÷
*
  DATE CREATED: 6-2-87
*
   REVISIONS:
               None.
#ifndef _dcomplex
#define _dcomplex
typedef struct dcomplex
 double re,
       im:
 ] DCOMPLEX;
#endif
```

Appendix C

End Point Transition Procedure<sup>3,7</sup>

This procedure is an alternative to the histogram procedure for calculating integral non-linearity errors from a line that passes through the first and last transitions for the actual transfer function for an analog to digital (A/D) converter.

The following transfer function for an ideal, three bit, unipolar A/D is:





where:

$$v_{LSB} = v_{ref}/2^n$$
,

and two measurable points with the coordinates are:

$$\begin{split} & C_1 & - \text{ first A/D transition} \\ & = (001, V_{ref}/16) \text{ or } (001, V_{ref}/2^{n+1}) \\ & C_{FS} & - \text{ last A/D transition} \\ & = (111, 13V_{ref}/16) \text{ or } (2^n - 1, V_{ref} - 3V_{ref}/2^{n+1}) \end{split}$$

Transition voltages occur at

 $v_{\text{tran}} = (v_{\text{ref}}/2^{n+1}) \quad (2i - 1) \quad \text{for } i = 1, 2, \cdots, 2^{n-1}$ The equation of the line through  $C_1$  and  $C_{\text{FS}}$  for an ideal A/D with some point (C,V) on the transfer function is:

$$\frac{C - C_{FS}}{C_{FS} - C_1} = \frac{V - V_{FS}}{V_{FS} - V_1}$$

or

$$\frac{c - 2^{n} + 1}{2^{n} - 2} = \frac{v - v_{ref} + (3/2^{n+1}) v_{ref}}{v_{ref} - (3/2^{n+1}) v_{ref} - v_{ref}/2^{n+1}}$$

manipulating, if true endpoints, we can obtain:

$$\frac{C - 2^{n} + 1}{2(2^{n-1} - 1)} = \frac{V - 2^{n+1} - V_{ref}2^{n+1} + 3V_{ref}}{V_{ref}2^{n+1} - 3V_{ref} - V_{ref}}$$
$$= \frac{V2^{n+1}/V_{ref} - 2^{n+1} + 3}{2^{n+1} - 4}$$
$$\frac{C - 2^{n} + 1}{2(2^{n-1} - 1)} = \frac{V2^{n+1}/V_{ref} - 2^{n+1} + 3}{4(2^{n-1} - 1)}$$
$$C - 2^{n} + 1 = V2^{n+1}/2V_{ref} - 2^{n+1}/2 + 3/2$$

This must equal the non-ideal equation. Therefore,

$$\frac{a}{v_{LSB}} = \frac{c_{FS} - c_F}{v_{FS} - v_F} \longrightarrow a = v_{LSB} - \frac{c_{FS} - c_F}{v_{FS} - v_F}$$

and

$$\frac{B}{V_{LSB}} + \frac{1}{2} = \frac{V_{FS}C_F - V_FC_{FS}}{V_{FS} - V_F}$$

yields:

$$B = \frac{V_{FS}C_{F} - V_{F}C_{FS}}{V_{FS} - V_{F}} - \frac{1}{2} - V_{LSB}$$

Thus, all voltages obtained in taking ramp data must be multiplied by a and have B added to them. This adjustment of the voltage removes gain and offset errors to from the data to then be used to calculate integral non-linearity errors at the transition points by the following equation:

$$IN(i) = \frac{V_t(i) - [V_t(1) + (i-1)(LSB)]}{LSB}$$

where:

 $i = 0, 1, 2, \cdots, 2^{n-1}$ 

and LSB =  $V_{ref}/2^n$ 

The voltages corresponding to the transition points are found by searching the A/D conversion results for a transition and then integral non-linearity errors are calculated. These voltages cannot be found if the A/D conversion results have areas of non-monotonic behavior. The simple search for a transition will not yield a true transition point because of the non-monotonic behavior.

## References

- <u>Motorola Technical Data Advance Information: MC68BC11A8</u> <u>HCMOS Single-Chip Microcomputer</u>, (Phoenix, AZ: Motorola Literature Distribution, 1985).
- Douglas W. Doerfler, "Techniques for Testing a 15-Bit Data Acquisition System," (MS Thesis, Department of Computer and Electrical Engineering, Kansas State University, 1985).
- Analog Devices, <u>Analog-Digital Conversion Handbook</u>, (Englewood Cliffs, NJ: Prentice-Hall, Inc., 1986).
- Steven Douglas Draving, "An Evaluation of the MC68HC11A8 Single-Chip Microcomputer as a Controller for Low-Power, Precision A/D Converters," ( MS Thesis, Department of Computer and Electrical Engineering, Kansas State University, 1987).
- 5 Motorola, "M68HC11EVB Evaluation Board User's Manual", (First Edition, Copyright 1986 by Motorola, Inc.).
- Dave Holdeman, "Precision Voltage Reference," (Research Report, Kansas State University, Department of Computer and Electrical Engineering, Project No. 2845, December 14, 1984).
- Dr. Donald H. Lenhert, "Personal Research Notes for Motorola Project", (Nov. 7,1987, pp. 13-16).

## The Static and Dynamic Characterization of the MC68HC11A8's Analog to Digital Converter

by

Jeffrey Charles Daniels

B.S., Kansas State University, 1984

AN ABSTRACT OF A MASTER'S THESIS

submitted in partial fulfillment of the

requirements for the degree

MASTER OF SCIENCE

Department of Electrical and Computer Engineering

KANSAS STATE UNIVERSITY Manhattan, Kansas

1988

## Abstract

The Motorola MC68HCllA8 (HCll) is a high speed, low power microcomputer with an onboard eight channel, multiplexed input, successive approximation analog to digital converter (A/D) with sample and hold. This A/D system is clocked by the HCll's E clock or by an internal RC timer. This thesis presents three static and two dynamic testing methods used to test the A/D in different configurations with the RC timer enabled and disabled and at different E clock frequencies.

Several different lots of HClls from the mask of B96D were tested and three problems were discovered. These problems include isolated cases of errors induced by pattern sensitivity, consistent constant offsets when the A/D is operated in various operational modes, and the problem of large errors being induced when the A/D is clocked by its internal RC timer. All of the errors discovered in dynamic tests had been previously found using static tests indicating that no large scale dynamic sensitivities exist for this mask.